The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Praveen K. Murthy: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Shuvra S. Bhattacharyya, Praveen K. Murthy, Edward A. Lee
    Optimized software synthesis for synchronous dataflow. [Citation Graph (0, 0)][DBLP]
    ASAP, 1997, pp:250-262 [Conf]
  2. Praveen K. Murthy, Etan G. Cohen, Steve Rowland
    System canvas: a new design environment for embedded DSP and telecommunication systems. [Citation Graph (0, 0)][DBLP]
    CODES, 2001, pp:54-59 [Conf]
  3. Praveen K. Murthy, Shuvra S. Bhattacharyya
    Shared Memory Implementations of Synchronous Dataflow Specifications. [Citation Graph (0, 0)][DBLP]
    DATE, 2000, pp:404-410 [Conf]
  4. Praveen K. Murthy, Shuvra S. Bhattacharyya
    A Buffer Merging Technique for Reducing Memory Requirements of Synchronous Dataflow Specifications. [Citation Graph (0, 0)][DBLP]
    ISSS, 1999, pp:78-84 [Conf]
  5. Ming-Yung Ko, Praveen K. Murthy, Shuvra S. Bhattacharyya
    Compact Procedural Implementation in DSP Software Synthesis Through Recursive Graph Decomposition. [Citation Graph (0, 0)][DBLP]
    SCOPES, 2004, pp:47-61 [Conf]
  6. Felice Balarin, Luciano Lavagno, Praveen K. Murthy, Alberto L. Sangiovanni-Vincentelli
    Scheduling for Embedded Real-Time Systems. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 1998, v:15, n:1, pp:71-82 [Journal]
  7. Praveen K. Murthy, Shuvra S. Bhattacharyya, Edward A. Lee
    Joint Minimization of Code and Data for Synchronous Dataflow Programs. [Citation Graph (0, 0)][DBLP]
    Formal Methods in System Design, 1997, v:11, n:1, pp:41-70 [Journal]
  8. Praveen K. Murthy, Shuvra S. Bhattacharyya
    Shared buffer implementations of signal processing systems usinglifetime analysis techniques. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2001, v:20, n:2, pp:177-198 [Journal]
  9. Praveen K. Murthy, Shuvra S. Bhattacharyya
    Buffer merging - a powerful technique for reducing memory requirements of synchronous dataflow specifications. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Design Autom. Electr. Syst., 2004, v:9, n:2, pp:212-237 [Journal]
  10. Ming-Yung Ko, Praveen K. Murthy, Shuvra S. Bhattacharyya
    Beyond single-appearance schedules: Efficient DSP software synthesis using nested procedure calls. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Embedded Comput. Syst., 2007, v:6, n:2, pp:- [Journal]

Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002