|
Search the dblp DataBase
Jeff Sondeen:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Jeffrey T. Draper, Jeff Sondeen, Sumit D. Mediratta, Ihn Kim
Implementation of a 32-bit RISC Processor for the Data-Intensive Architecture Processing-In-Memory Chip. [Citation Graph (0, 0)][DBLP] ASAP, 2002, pp:163-172 [Conf]
- Sumit D. Mediratta, Craig S. Steele, Jeff Sondeen, Jeffrey T. Draper
An area-efficient and protected network interface for processing-in-memory systems. [Citation Graph (0, 0)][DBLP] ISCAS (3), 2005, pp:2951-2954 [Conf]
- Taek-Jun Kwon, Joong-Seok Moon, Jeff Sondeen, Jeffrey T. Draper
A 0.18 µm implementation of a floating-point unit for a processing-in-memory system. [Citation Graph (0, 0)][DBLP] ISCAS (2), 2004, pp:453-456 [Conf]
- Sumit D. Mediratta, Jeff Sondeen, Jeffrey T. Draper
An Area-Efficient Router for the Data-Intensive Architecture (DIVA) System. [Citation Graph (0, 0)][DBLP] VLSI Design, 2004, pp:863-868 [Conf]
- Tim Barrett, Sumit D. Mediratta, Taek-Jun Kwon, Ravinder Singh, Sachit Chandra, Jeff Sondeen, Jeffrey T. Draper
A double-data rate (DDR) processing-in-memory (PIM) device with wideword floating-point capability. [Citation Graph (0, 0)][DBLP] ISCAS, 2006, pp:- [Conf]
Multicast routing with dynamic packet fragmentation. [Citation Graph (, )][DBLP]
Design trade-offs in floating-point unit implementation for embedded and processing-in-memory systems. [Citation Graph (, )][DBLP]
Search in 0.002secs, Finished in 0.003secs
|