The SCEAS System
Navigation Menu

Search the dblp DataBase


Jeff Sondeen: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Jeffrey T. Draper, Jeff Sondeen, Sumit D. Mediratta, Ihn Kim
    Implementation of a 32-bit RISC Processor for the Data-Intensive Architecture Processing-In-Memory Chip. [Citation Graph (0, 0)][DBLP]
    ASAP, 2002, pp:163-172 [Conf]
  2. Sumit D. Mediratta, Craig S. Steele, Jeff Sondeen, Jeffrey T. Draper
    An area-efficient and protected network interface for processing-in-memory systems. [Citation Graph (0, 0)][DBLP]
    ISCAS (3), 2005, pp:2951-2954 [Conf]
  3. Taek-Jun Kwon, Joong-Seok Moon, Jeff Sondeen, Jeffrey T. Draper
    A 0.18 µm implementation of a floating-point unit for a processing-in-memory system. [Citation Graph (0, 0)][DBLP]
    ISCAS (2), 2004, pp:453-456 [Conf]
  4. Sumit D. Mediratta, Jeff Sondeen, Jeffrey T. Draper
    An Area-Efficient Router for the Data-Intensive Architecture (DIVA) System. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2004, pp:863-868 [Conf]
  5. Tim Barrett, Sumit D. Mediratta, Taek-Jun Kwon, Ravinder Singh, Sachit Chandra, Jeff Sondeen, Jeffrey T. Draper
    A double-data rate (DDR) processing-in-memory (PIM) device with wideword floating-point capability. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2006, pp:- [Conf]

  6. Multicast routing with dynamic packet fragmentation. [Citation Graph (, )][DBLP]

  7. Design trade-offs in floating-point unit implementation for embedded and processing-in-memory systems. [Citation Graph (, )][DBLP]

Search in 0.002secs, Finished in 0.003secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002