The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Gabriela Nicolescu: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Youcef Bouchebaba, Gabriela Nicolescu, El Mostapha Aboulhamid, Fabien Coelho
    Buffer and register allocation for memory space optimization. [Citation Graph (0, 0)][DBLP]
    ASAP, 2006, pp:283-290 [Conf]
  2. Patrice Gerin, Sungjoo Yoo, Gabriela Nicolescu, Ahmed Amine Jerraya
    Scalable and flexible cosimulation of SoC designs with heterogeneous multi-processor target architectures. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2001, pp:63-68 [Conf]
  3. Gabriela Nicolescu, S. Martinez, Lobna Kriaa, Wassim Youssef, Sungjoo Yoo, Benoît Charlot, Ahmed Amine Jerraya
    Application of Multi-domain and Multi-language Cosimulation To an Optical MEM Switch Design. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2002, pp:426-434 [Conf]
  4. Kjetil Svarstad, Nezih Ben-Fredj, Gabriela Nicolescu, Ahmed Amine Jerraya
    A higher level system communication model for object-oriented specification and design of embedded systems. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2001, pp:69-77 [Conf]
  5. Pierre G. Paulin, Chuck Pilkington, Michel Langevin, Essaid Bensoudane, Gabriela Nicolescu
    Parallel programming models for a multi-processor SoC platform applied to high-speed traffic management. [Citation Graph (0, 0)][DBLP]
    CODES+ISSS, 2004, pp:48-53 [Conf]
  6. Sungjoo Yoo, Gabriela Nicolescu, Damien Lyonnard, Amer Baghdadi, Ahmed Amine Jerraya
    A generic wrapper architecture for multi-processor SoC cosimulation and design. [Citation Graph (0, 0)][DBLP]
    CODES, 2001, pp:195-200 [Conf]
  7. Wander O. Cesário, Amer Baghdadi, Lovic Gauthier, Damien Lyonnard, Gabriela Nicolescu, Yanick Paviot, Sungjoo Yoo, Ahmed Amine Jerraya, Mario Diaz-Nava
    Component-based design approach for multicore SoCs. [Citation Graph (0, 0)][DBLP]
    DAC, 2002, pp:789-794 [Conf]
  8. N. Ignat, B. Nicolescu, Yvon Savaria, Gabriela Nicolescu
    Soft-error classification and impact analysis on real-time operating systems. [Citation Graph (0, 0)][DBLP]
    DATE, 2006, pp:182-187 [Conf]
  9. James Lapalme, El Mostapha Aboulhamid, Gabriela Nicolescu, Luc Charest, François R. Boyer, J. P. David, Guy Bois
    .NET Framework - A Solution for the Next Generation Tools for System-Level Modeling and Simulation. [Citation Graph (0, 0)][DBLP]
    DATE, 2004, pp:732-733 [Conf]
  10. Gabriela Nicolescu, Sungjoo Yoo, Ahmed Amine Jerraya
    Mixed-level cosimulation for fine gradual refinement of communication in SoC design. [Citation Graph (0, 0)][DBLP]
    DATE, 2001, pp:754-759 [Conf]
  11. Kjetil Svarstad, Gabriela Nicolescu, Ahmed Amine Jerraya
    A model for describing communication between aggregate objects in the specification and design of embedded systems. [Citation Graph (0, 0)][DBLP]
    DATE, 2001, pp:77-85 [Conf]
  12. Sungjoo Yoo, Gabriela Nicolescu, Lovic Gauthier, Ahmed Amine Jerraya
    Automatic Generation of Fast Timed Simulation Models for Operating Systems in SoC Design. [Citation Graph (0, 0)][DBLP]
    DATE, 2002, pp:620-627 [Conf]
  13. Bruno Girodias, El Mostapha Aboulhamid, Gabriela Nicolescu
    A Platform for Refinement of OS Services for Embedded Systems. [Citation Graph (0, 0)][DBLP]
    DELTA, 2006, pp:227-236 [Conf]
  14. Salvador Mir, Benoît Charlot, Gabriela Nicolescu, P. Coste, Fabien Parrain, Nacer-Eddine Zergainoh, Bernard Courtois, Ahmed Amine Jerraya, Márta Rencz
    Towards design and validation of mixed-technology SOCs. [Citation Graph (0, 0)][DBLP]
    ACM Great Lakes Symposium on VLSI, 2000, pp:29-33 [Conf]
  15. F. Hessel, P. Coste, Gabriela Nicolescu, P. LeMarrec, Nacer-Eddine Zergainoh, Ahmed Amine Jerraya
    Multi-Level Communication Synthesis of Heterogeneous Multilanguage Specification. [Citation Graph (0, 0)][DBLP]
    ICCD, 2000, pp:525-0 [Conf]
  16. Ahmed Amine Jerraya, Sungjoo Yoo, Aimen Bouchhima, Gabriela Nicolescu
    Validation in a Component-Based Design Flow for Multicore SoCs. [Citation Graph (0, 0)][DBLP]
    ISSS, 2002, pp:162-167 [Conf]
  17. Luiza Gheorghe, Gabriela Nicolescu
    MP SoCs Including Optical Interconnect. Technological Progresses and Challenges for CAD Tools Design. [Citation Graph (0, 0)][DBLP]
    IWSOC, 2005, pp:546-551 [Conf]
  18. Robert Grou-Szabo, Hany Ghattas, Yvon Savaria, Gabriela Nicolescu
    Component-Based Methodology for Hardware Design of a Dataflow Processing Network. [Citation Graph (0, 0)][DBLP]
    IWSOC, 2005, pp:289-294 [Conf]
  19. James Lapalme, El Mostapha Aboulhamid, Gabriela Nicolescu, Luc Charest, François R. Boyer, J. P. David, Guy Bois
    ESys.Net: a new solution for embedded systems modeling and simulation. [Citation Graph (0, 0)][DBLP]
    LCTES, 2004, pp:107-114 [Conf]
  20. Faouzi Bouchhima, Gabriela Nicolescu, El Mostapha Aboulhamid, Mohamed Abid
    Discrete-Continuous Simulation Model for Accurate Validation in Component-Based Heterogeneous SoC Design. [Citation Graph (0, 0)][DBLP]
    IEEE International Workshop on Rapid System Prototyping, 2005, pp:181-187 [Conf]
  21. Luiza Gheorghe, Faouzi Bouchhima, Gabriela Nicolescu, Hanifa Boucheneb
    Formal Definitions of Simulation Interfaces in a Continuous/Discrete Co-Simulation Tool. [Citation Graph (0, 0)][DBLP]
    IEEE International Workshop on Rapid System Prototyping, 2006, pp:186-192 [Conf]
  22. Bruno Girodias, Youcef Bouchebaba, Gabriela Nicolescu, El Mostapha Aboulhamid, Pierre G. Paulin, Bruno Lavigueur
    Application-Level Memory Optimization for MPSoC. [Citation Graph (0, 0)][DBLP]
    IEEE International Workshop on Rapid System Prototyping, 2006, pp:169-178 [Conf]
  23. Wander O. Cesário, Gabriela Nicolescu, Lovic Gauthier, Damien Lyonnard, Ahmed Amine Jerraya
    Colif: a Multilevel Design Representation for Application-Specific Multiprocessor System-on-Chip Design. [Citation Graph (0, 0)][DBLP]
    IEEE International Workshop on Rapid System Prototyping, 2001, pp:110-115 [Conf]
  24. James Lapalme, El Mostapha Aboulhamid, Gabriela Nicolescu
    Leveraging Model Representations for System Level Design Tools. [Citation Graph (0, 0)][DBLP]
    IEEE International Workshop on Rapid System Prototyping, 2005, pp:33-39 [Conf]
  25. Gabriela Nicolescu, S. Martinez, Lobna Kriaa, Wassim Youssef, Sungjoo Yoo, Benoît Charlot, Ahmed Amine Jerraya
    Application of Multi-Domain and Multi-Language Cosimulation to an Optical MEM Switch Design. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2002, pp:426-0 [Conf]
  26. Wander O. Cesário, Damien Lyonnard, Gabriela Nicolescu, Yanick Paviot, Sungjoo Yoo, Ahmed Amine Jerraya, Lovic Gauthier, Mario Diaz-Nava
    Multiprocessor SoC Platforms: A Component-Based Design Approach. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 2002, v:19, n:6, pp:52-63 [Journal]
  27. Wander O. Cesário, Gabriela Nicolescu, Lovic Gauthier, Damien Lyonnard, Ahmed Amine Jerraya
    Colif: A Design Representation for Application-Specific Multiprocessor SOCs. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 2001, v:18, n:5, pp:8-20 [Journal]
  28. Wander O. Cesário, Lovic Gauthier, Damien Lyonnard, Gabriela Nicolescu, Ahmed Amine Jerraya
    Object-based hardware/software component interconnection model for interface design in system-on-a-chip circuits. [Citation Graph (0, 0)][DBLP]
    Journal of Systems and Software, 2004, v:70, n:3, pp:229-244 [Journal]
  29. James Lapalme, El Mostapha Aboulhamid, Gabriela Nicolescu
    A new efficient EDA tool design methodology. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Embedded Comput. Syst., 2006, v:5, n:2, pp:408-430 [Journal]
  30. Gabriela Nicolescu, Kjetil Svarstad, Wander O. Cesário, Lovic Gauthier, Damien Lyonnard, Sungjoo Yoo, P. Coste, Ahmed Amine Jerraya
    Desiderata pour la spécification et la conception des systèmes électroniques. [Citation Graph (0, 0)][DBLP]
    Technique et Science Informatiques, 2002, v:21, n:3, pp:291-314 [Journal]
  31. Pierre G. Paulin, Chuck Pilkington, Michel Langevin, Essaid Bensoudane, Damien Lyonnard, Olivier Benny, Bruno Lavigueur, David Lo, Giovanni Beltrame, V. Gagne, Gabriela Nicolescu
    Parallel programming models for a multiprocessor SoC platform applied to networking and multimedia. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2006, v:14, n:7, pp:667-680 [Journal]
  32. Matthieu Briere, Bruno Girodias, Youcef Bouchebaba, Gabriela Nicolescu, Fabien Mieyeville, Frédéric Gaffiot, Ian O'Connor
    System level assessment of an optical NoC in an MPSoC platform. [Citation Graph (0, 0)][DBLP]
    DATE, 2007, pp:1084-1089 [Conf]
  33. Nasreddine Hireche, J. M. Pierre Langlois, Gabriela Nicolescu
    Survey of Biological High Performance Computing: Algorithms, Implementations and Outlook Research. [Citation Graph (0, 0)][DBLP]
    CCECE, 2006, pp:1926-1929 [Conf]
  34. Youcef Bouchebaba, Bruno Girodias, Gabriela Nicolescu, El Mostapha Aboulhamid, Bruno Lavigueur, Pierre G. Paulin
    MPSoC memory optimization using program transformation. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Design Autom. Electr. Syst., 2007, v:12, n:4, pp:- [Journal]

  35. Two-level tiling for MPSoC architecture. [Citation Graph (, )][DBLP]


  36. Reliable performance analysis of a multicore multithreaded system-on-chip. [Citation Graph (, )][DBLP]


  37. Semantics for Model-Based Validation of Continuous/Discrete Systems. [Citation Graph (, )][DBLP]


  38. Embedded tutorial - Understanding multicore technologies. [Citation Graph (, )][DBLP]


  39. Co-simulation based platform for wireless protocols design explorations. [Citation Graph (, )][DBLP]


  40. MPSoC memory optimization for digital camera applications. [Citation Graph (, )][DBLP]


  41. A formalization of global simulation models for continuous/discrete systems. [Citation Graph (, )][DBLP]


  42. Hybrid modeling of opto-electrical interfaces using DEVS and modelica. [Citation Graph (, )][DBLP]


Search in 0.020secs, Finished in 0.022secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002