The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Grigoris Dimitroulakos: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Grigoris Dimitroulakos, Michalis D. Galanis, Costas E. Goutis
    Alleviating the Data Memory Bandwidth Bottleneck in Coarse-Grained Reconfigurable Arrays. [Citation Graph (0, 0)][DBLP]
    ASAP, 2005, pp:161-168 [Conf]
  2. Michalis D. Galanis, Grigoris Dimitroulakos, Costas E. Goutis
    Speedups from Partitioning Critical Software Parts to Coarse-Grain Reconfigurable Hardware. [Citation Graph (0, 0)][DBLP]
    ASAP, 2005, pp:50-59 [Conf]
  3. Grigoris Dimitroulakos, Michalis D. Galanis, Nikos Kostaras, Costas E. Goutis
    A unified evaluation framework for coarse grained reconfigurable array architectures. [Citation Graph (0, 0)][DBLP]
    Conf. Computing Frontiers, 2007, pp:161-172 [Conf]
  4. Michalis D. Galanis, Grigoris Dimitroulakos, Costas E. Goutis
    Accelerating Applications by Mapping Critical Kernels on Coarse-Grain Reconfigurable Hardware in Hybrid Systems. [Citation Graph (0, 0)][DBLP]
    FCCM, 2005, pp:301-302 [Conf]
  5. Grigoris Dimitroulakos, Michalis D. Galanis, Costas E. Goutis
    Performance Improvements using Coarse-Grain Reconfigurable Logic in Embedded SoCs. [Citation Graph (0, 0)][DBLP]
    FPL, 2005, pp:630-635 [Conf]
  6. Michalis D. Galanis, Grigoris Dimitroulakos, Costas E. Goutis
    Improving performance and energy consumption in embedded microprocessor platforms with a flexible custom coprocessor data-path. [Citation Graph (0, 0)][DBLP]
    ACM Great Lakes Symposium on VLSI, 2007, pp:2-7 [Conf]
  7. Grigoris Dimitroulakos, Nikos Kostaras, Michalis D. Galanis, Costas E. Goutis
    Compiler assisted architectural exploration for coarse grained reconfigurable arrays. [Citation Graph (0, 0)][DBLP]
    ACM Great Lakes Symposium on VLSI, 2007, pp:164-167 [Conf]
  8. Grigoris Dimitroulakos, Michalis D. Galanis, Costas E. Goutis
    A Compiler Method for Memory-Conscious Mapping of Applications on Coarse-Grained Reconfigurable Architectures. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2005, pp:- [Conf]
  9. Grigoris Dimitroulakos, Michalis D. Galanis, Constantinos E. Goutis
    Exploring the design space of an optimized compiler approach for mesh-like coarse-grained reconfigurable architectures. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2006, pp:- [Conf]
  10. Michalis D. Galanis, Grigoris Dimitroulakos, Constantinos E. Goutis
    Design flow for optimizing performance in processor systems with on-chip coarse-grain reconfigurable logic. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2006, pp:- [Conf]
  11. Michalis D. Galanis, Grigoris Dimitroulakos, Constantinos E. Goutis
    Mapping DSP applications on processor systems with coarse-grain reconfigurable hardware. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2006, pp:- [Conf]
  12. Grigoris Dimitroulakos, Michalis D. Galanis, Costas E. Goutis, Athanasios Milidonis
    A high-throughput and memory efficient 2D discrete wavelet transform hardware architecture for JPEG2000 standard. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2005, pp:472-475 [Conf]
  13. Michalis D. Galanis, Grigoris Dimitroulakos, Costas E. Goutis
    Performance Gains from Partitioning Embedded Applications in Processor-FPGA SoCs. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2005, pp:247-256 [Conf]
  14. Athanasios Milidonis, Grigoris Dimitroulakos, Michalis D. Galanis, George Theodoridis, Constantinos E. Goutis, Francky Catthoor
    An Automated C++ Code and Data Partitioning Framework for Data Management of Data-Intensive Applications. [Citation Graph (0, 0)][DBLP]
    SCOPES, 2004, pp:122-136 [Conf]
  15. Grigoris Dimitroulakos, Michalis D. Galanis, Athanasios Milidonis, Constantinos E. Goutis
    A high-throughput, memory efficient architecture for computing the tile-based 2D discrete wavelet transform for the JPEG2000. [Citation Graph (0, 0)][DBLP]
    Integration, 2005, v:39, n:1, pp:1-11 [Journal]
  16. Michalis D. Galanis, Grigoris Dimitroulakos, Costas E. Goutis
    Performance Improvements from Partitioning Applications to FPGA Hardware in Embedded SoCs. [Citation Graph (0, 0)][DBLP]
    The Journal of Supercomputing, 2006, v:35, n:2, pp:185-199 [Journal]
  17. Michalis D. Galanis, Grigoris Dimitroulakos, Costas E. Goutis
    Partitioning Methodology for Heterogeneous Reconfigurable Functional Units. [Citation Graph (0, 0)][DBLP]
    The Journal of Supercomputing, 2006, v:38, n:1, pp:17-34 [Journal]
  18. Michalis D. Galanis, Grigoris Dimitroulakos, Costas E. Goutis
    Exploring the speedups of embedded microprocessor systems utilizing a high-performance coprocessor data-path. [Citation Graph (0, 0)][DBLP]
    The Journal of Supercomputing, 2007, v:39, n:3, pp:251-271 [Journal]
  19. Michalis D. Galanis, Grigoris Dimitroulakos, Costas E. Goutis
    Speedups and Energy Savings of Microprocessor Platforms with a Coarse-Grained Reconfigurable Data-Path. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2007, pp:1-8 [Conf]
  20. Grigoris Dimitroulakos, Michalis D. Galanis, Constantinos E. Goutis
    Resource constrained modulo scheduling for coarse-grained reconfigurable arrays. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2006, pp:- [Conf]
  21. Michalis D. Galanis, Grigoris Dimitroulakos, Constantinos E. Goutis
    Mapping DSP applications on processor/coarse-grain reconfigurable array architectures. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2006, pp:- [Conf]
  22. Michalis D. Galanis, Grigoris Dimitroulakos, Costas E. Goutis
    Performance Optimization of Embedded Applications in a Hybrid Reconfigurable Platform. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2007, pp:352-362 [Conf]
  23. Grigoris Dimitroulakos, Michalis D. Galanis, Costas E. Goutis
    Design space exploration of an optimized compiler approach for a generic reconfigurable array architecture. [Citation Graph (0, 0)][DBLP]
    The Journal of Supercomputing, 2007, v:40, n:2, pp:127-157 [Journal]

Search in 0.002secs, Finished in 0.304secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002