Search the dblp DataBase
Yuang-Ming Hsu: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]
Publications of Author
- Yuang-Ming Hsu, Earl E. Swartzlander Jr., Vincenzo Piuri
Recomputing by Operand Exchanging: A Time-redundancy Approach for Fault-tolerant Neural Networks. [Citation Graph (0, 0)][DBLP]
ASAP, 1995, pp:54-65 [Conf] - Yuang-Ming Hsu, Earl E. Swartzlander Jr.
VLSI Concurrent Error Correcting Adders and Multipliers. [Citation Graph (0, 0)][DBLP]
DFT, 1993, pp:287-294 [Conf] - Yuang-Ming Hsu, Earl E. Swartzlander Jr.
Reliability Estimation for Time Redundant Error Correcting Adders and Multipliers. [Citation Graph (0, 0)][DBLP]
DFT, 1994, pp:159-167 [Conf] - Yuang-Ming Hsu, Earl E. Swartzlander Jr.
Sorting Networks with Built-In Error Correction. [Citation Graph (0, 0)][DBLP]
ICPADS, 1994, pp:379-385 [Conf] - Yuang-Ming Hsu, Vincenzo Piuri, Earl E. Swartzlander Jr.
Time-Redundant Multiple Computation for Fault-Tolerant Digital Neural Networks. [Citation Graph (0, 0)][DBLP]
ISCAS, 1995, pp:977-980 [Conf] - Yuang-Ming Hsu, Vincenzo Piuri, Earl E. Swartzlander Jr.
Fault-Tolerant Neural Architectures: The Use of Rotated Operands. [Citation Graph (0, 0)][DBLP]
ISCAS, 1995, pp:2201-2204 [Conf]
Search in 0.001secs, Finished in 0.001secs
| NOTICE1 |
|---|
| System may not be available sometimes or not working properly, since it is still in development with continuous upgrades |
| NOTICE2 |
|---|
| The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP |
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002