The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

David B. Janes: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. David B. Janes, Subhasis Ghosh, Jaewon Choi, Saurabh Lodha
    Circuit Characteristics of Molecular Electronic Components. [Citation Graph (0, 0)][DBLP]
    ASAP, 2003, pp:125-131 [Conf]
  2. Rongtian Zhang, Kaushik Roy, Cheng-Kok Koh, David B. Janes
    Exploring SOI Device Structures and Interconnect Architectures for 3-Dimensional Integration. [Citation Graph (0, 0)][DBLP]
    DAC, 2001, pp:846-851 [Conf]
  3. David B. Janes, R. P. Andres, E. H. Chen, J. Dicke, V. R. Kolagunta, J. Lauterbach, T. Lee, J. Liu, M. R. Melloch, E. L. Peckham, T. Pletcher, R. Reifenberger, H. J. Ueng, B. L. Walsh, J. M. Woodall, C. P. Kubiak, B. Kasibhatla
    Self-Assembly Based Approaches for Metal/Molecule/Semiconductor Nanoelectronic Circuits. [Citation Graph (0, 0)][DBLP]
    Great Lakes Symposium on VLSI, 1999, pp:114-117 [Conf]
  4. Rongtian Zhang, Kaushik Roy, Cheng-Kok Koh, David B. Janes
    Stochastic Wire-Length and Delay Distribution of 3-Dimensional Circuits. [Citation Graph (0, 0)][DBLP]
    ICCAD, 2000, pp:208-213 [Conf]
  5. Rongtian Zhang, Kaushik Roy, Cheng-Kok Koh, David B. Janes
    Power trends and performance characterization of 3-dimensional integration. [Citation Graph (0, 0)][DBLP]
    ISCAS (4), 2001, pp:414-417 [Conf]
  6. Rongtian Zhang, Kaushik Roy, David B. Janes
    Double-gate fully-depleted SOI transistors for low-power high-performance nano-scale circuit design. [Citation Graph (0, 0)][DBLP]
    ISLPED, 2001, pp:213-218 [Conf]
  7. Rongtian Zhang, Kaushik Roy, Cheng-Kok Koh, David B. Janes
    Power Trends and Performance Characterization of 3-Dimensional Integration for Future Technology Generations. [Citation Graph (0, 0)][DBLP]
    ISQED, 2001, pp:217-222 [Conf]
  8. Liqiong Wei, Rongtian Zhang, Kaushik Roy, Zhanping Chen, David B. Janes
    Vertically integrated SOI circuits for low-power and high-performance applications. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2002, v:10, n:3, pp:351-362 [Journal]

Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002