|
Search the dblp DataBase
Manjunath Kudlur:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Manjunath Kudlur, Kevin Fan, Michael L. Chu, Scott A. Mahlke
Automatic Synthesis of Customized Local Memories for Multicluster Application Accelerators. [Citation Graph (0, 0)][DBLP] ASAP, 2004, pp:304-314 [Conf]
- Hyunchul Park, Kevin Fan, Manjunath Kudlur, Scott A. Mahlke
Modulo graph embedding: mapping applications onto coarse-grained reconfigurable architectures. [Citation Graph (0, 0)][DBLP] CASES, 2006, pp:136-146 [Conf]
- Manjunath Kudlur, Kevin Fan, Michael L. Chu, Rajiv A. Ravindran, Nathan Clark, Scott A. Mahlke
FLASH: Foresighted Latency-Aware Scheduling Heuristic for Processors with Customized Datapaths. [Citation Graph (0, 0)][DBLP] CGO, 2004, pp:201-212 [Conf]
- Kevin Fan, Manjunath Kudlur, Hyunchul Park, Scott A. Mahlke
Increasing hardware efficiency with multifunction loop accelerators. [Citation Graph (0, 0)][DBLP] CODES+ISSS, 2006, pp:276-281 [Conf]
- Manjunath Kudlur, Kevin Fan, Scott A. Mahlke
Streamroller: : automatic synthesis of prescribed throughput accelerator pipelines. [Citation Graph (0, 0)][DBLP] CODES+ISSS, 2006, pp:270-275 [Conf]
- Nathan Clark, Manjunath Kudlur, Hyunchul Park, Scott A. Mahlke, Krisztián Flautner
Application-Specific Processing on a General-Purpose Core via Transparent Instruction Set Customization. [Citation Graph (0, 0)][DBLP] MICRO, 2004, pp:30-40 [Conf]
- Kevin Fan, Manjunath Kudlur, Hyunchul Park, Scott A. Mahlke
Cost Sensitive Modulo Scheduling in a Loop Accelerator Synthesis System. [Citation Graph (0, 0)][DBLP] MICRO, 2005, pp:219-232 [Conf]
- Manjunath Kudlur, R. Govindarajan
Performance analysis of methods that overcome false sharing effects in software DSMs. [Citation Graph (0, 0)][DBLP] J. Parallel Distrib. Comput., 2004, v:64, n:8, pp:887-907 [Journal]
- Yuan Lin, Manjunath Kudlur, Scott A. Mahlke, Trevor N. Mudge
Hierarchical coarse-grained stream compilation for software defined radio. [Citation Graph (0, 0)][DBLP] CASES, 2007, pp:115-124 [Conf]
Flextream: Adaptive Compilation of Streaming Applications for Heterogeneous Architectures. [Citation Graph (, )][DBLP]
MacroSS: macro-SIMDization of streaming applications. [Citation Graph (, )][DBLP]
Optimus: efficient realization of streaming applications on FPGAs. [Citation Graph (, )][DBLP]
Modulo scheduling for highly customized datapaths to increase hardware reusability. [Citation Graph (, )][DBLP]
Bridging the computation gap between programmable processors and hardwired accelerators. [Citation Graph (, )][DBLP]
Gadara: Dynamic Deadlock Avoidance for Multithreaded Programs. [Citation Graph (, )][DBLP]
Orchestrating the execution of stream programs on multicore platforms. [Citation Graph (, )][DBLP]
The theory of deadlock avoidance via discrete control. [Citation Graph (, )][DBLP]
Search in 0.003secs, Finished in 0.004secs
|