The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Jeffrey Walrath: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Naren Narasimhan, Vinoo Srinivasan, Madhavi Vootukuru, Jeffrey Walrath, Sriram Govindarajan, Ranga Vemuri
    Rapid Prototyping of Reconfigurable Coprocessors. [Citation Graph (0, 0)][DBLP]
    ASAP, 1996, pp:303-312 [Conf]
  2. Jeffrey Walrath
    Performance Modeling and Tradeoff Analysis During Rapid Prototyping. [Citation Graph (0, 0)][DBLP]
    ASAP, 1996, pp:313-322 [Conf]
  3. Jeffrey Walrath, Ranga Vemuri
    Symbolic Evaluation of Performance Models for Tradeoff Visualization. [Citation Graph (0, 0)][DBLP]
    DAC, 1997, pp:359-364 [Conf]
  4. Vinoo Srinivasan, Shankar Radhakrishnan, Ranga Vemuri, Jeffrey Walrath
    Interconnect Synthesis for Reconfigurable Multi-FPGA Architectures. [Citation Graph (0, 0)][DBLP]
    IPPS/SPDP Workshops, 1999, pp:588-596 [Conf]
  5. Jeffrey Walrath, Ranga Vemuri
    A Performance Modeling and Analysis Environment for Reconfigurable Computers. [Citation Graph (0, 0)][DBLP]
    IPPS/SPDP Workshops, 1998, pp:19-24 [Conf]

  6. Performance verification using partial evaluation and interval analysis. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002