The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Jingcao Hu: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Ümit Y. Ogras, Jingcao Hu, Radu Marculescu
    Communication-Centric SoC Design for Nanoscale Domain. [Citation Graph (0, 0)][DBLP]
    ASAP, 2005, pp:73-78 [Conf]
  2. Jingcao Hu, Yangdong Deng, Radu Marculescu
    System-Level Point-to-Point Communication Synthesis Using Floorplanning Information. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2002, pp:573-579 [Conf]
  3. Ümit Y. Ogras, Jingcao Hu, Radu Marculescu
    Key research problems in NoC design: a holistic perspective. [Citation Graph (0, 0)][DBLP]
    CODES+ISSS, 2005, pp:69-74 [Conf]
  4. Jingcao Hu, Radu Marculescu
    DyAD: smart routing for networks-on-chip. [Citation Graph (0, 0)][DBLP]
    DAC, 2004, pp:260-263 [Conf]
  5. Jingcao Hu, Radu Marculescu
    Exploiting the Routing Flexibility for Energy/Performance Aware Mapping of Regular NoC Architectures. [Citation Graph (0, 0)][DBLP]
    DATE, 2003, pp:10688-10693 [Conf]
  6. Jingcao Hu, Radu Marculescu
    Energy-Aware Communication and Task Scheduling for Network-on-Chip Architectures under Real-Time Constraints. [Citation Graph (0, 0)][DBLP]
    DATE, 2004, pp:234-239 [Conf]
  7. Jingcao Hu, Radu Marculescu
    Application-specific buffer space allocation for networks-on-chip router design. [Citation Graph (0, 0)][DBLP]
    ICCAD, 2004, pp:354-361 [Conf]
  8. Jingcao Hu, Youngsoo Shin, Nagu R. Dhanwada, Radu Marculescu
    Architecting voltage islands in core-based system-on-a-chip designs. [Citation Graph (0, 0)][DBLP]
    ISLPED, 2004, pp:180-185 [Conf]
  9. Jingcao Hu, Yangdong Deng, Radu Marculescu
    System-Level Point-to-Point Communication Synthesis using Floorplanning Information. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2002, pp:573-579 [Conf]
  10. Jingcao Hu, Radu Marculescu
    Energy- and performance-aware mapping for regular NoC architectures. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2005, v:24, n:4, pp:551-562 [Journal]

Search in 0.004secs, Finished in 0.005secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002