The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Helvio P. Peixoto: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Helvio P. Peixoto, Margarida F. Jacome
    Algorithm and architecture-level design space exploration using hierarchical data flows. [Citation Graph (0, 0)][DBLP]
    ASAP, 1997, pp:272-282 [Conf]
  2. Margarida F. Jacome, Helvio P. Peixoto, Ander Royo, Juan Carlos López
    The Design Space Layer: Supporting Early Design Space Exploration for Core-Based Designs. [Citation Graph (0, 0)][DBLP]
    DATE, 1999, pp:676-683 [Conf]
  3. Helvio P. Peixoto, Margarida F. Jacome
    A new technique for estimating lower bounds on latency for high level synthesis. [Citation Graph (0, 0)][DBLP]
    ACM Great Lakes Symposium on VLSI, 2000, pp:129-132 [Conf]
  4. Helvio P. Peixoto, Margarida F. Jacome, Ander Royo
    A Tight Area Upper Bound for Slicing Floorplans. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2000, pp:280-0 [Conf]
  5. Margarida F. Jacome, Helvio P. Peixoto
    A Survey of Digital Design Reuse. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 2001, v:18, n:3, pp:98-107 [Journal]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002