The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Stanislav Sedukhin: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Shietung Peng, Stanislav Sedukhin, Igor S. Sedukhin
    Parallel Algorithm And Architecture For Two-Step Division-Free Gaussian Elimination. [Citation Graph (0, 0)][DBLP]
    ASAP, 1996, pp:183-192 [Conf]
  2. Stanislav Sedukhin, Mostafa I. Soliman
    A Matrix Processor for Math-intensive Applications. [Citation Graph (0, 0)][DBLP]
    CAINE, 2005, pp:109-114 [Conf]
  3. Mostafa I. Soliman, Stanislav Sedukhin
    BLAS on the Trident Processor: Implementation and Performance Evaluation. [Citation Graph (0, 0)][DBLP]
    Computers and Their Applications, 2003, pp:359-364 [Conf]
  4. Stanislav Sedukhin
    Systolic Array Architecture for Two-Dimensional Discrete Fourier Transform. [Citation Graph (0, 0)][DBLP]
    CONPAR, 1990, pp:682-691 [Conf]
  5. Stanislav Sedukhin, Igor S. Sedukhin
    Systematic Approach and Software Tool for Systolic Design. [Citation Graph (0, 0)][DBLP]
    CONPAR, 1994, pp:172-183 [Conf]
  6. Mostafa I. Soliman, Stanislav Sedukhin
    Performance Analysis of SVD Algorithm on the Trident Processor. [Citation Graph (0, 0)][DBLP]
    CW, 2002, pp:95-104 [Conf]
  7. Shietung Peng, Stanislav Sedukhin
    Design of Multi-dimensional DCT Array Processors for Video Applications. [Citation Graph (0, 0)][DBLP]
    Euro-Par, 2000, pp:1086-1094 [Conf]
  8. Akihito Takahashi, Stanislav Sedukhin
    Parallel Blocked Algorithm for Solving the Algebraic Path Problem on a Matrix Processor. [Citation Graph (0, 0)][DBLP]
    HPCC, 2005, pp:786-795 [Conf]
  9. Stanislav Sedukhin, Mostafa I. Soliman
    Trident: Technology-Scalable Architecture for Data Parallel Application. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2003, pp:264- [Conf]
  10. Mostafa I. Soliman, Stanislav Sedukhin
    Matrix Bidiagonalization on the Trident Processor. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2003, pp:257- [Conf]
  11. Akihito Takahashi, Mostafa I. Soliman, Stanislav Sedukhin
    Parallel LU-decomposition on Pentium Streaming SIMD Extensions. [Citation Graph (0, 0)][DBLP]
    ISHPC, 2003, pp:423-430 [Conf]
  12. Shietung Peng, Stanislav Sedukhin, Hiroshi Nagata
    Design Of I/O Efficient, Scalable Array Processors for Multi-dimensional DFT. [Citation Graph (0, 0)][DBLP]
    PDPTA, 1999, pp:1544-1550 [Conf]
  13. Stanislav Sedukhin, Igor S. Sedukhin
    Parallel Rendering with the Network Linda System. [Citation Graph (0, 0)][DBLP]
    PDPTA, 1996, pp:879-889 [Conf]
  14. Stanislav Sedukhin, Igor S. Sedukhin
    An Interactive Graphic Tool for Systematic Design and Analysis of VLSI Array Processors. [Citation Graph (0, 0)][DBLP]
    PDPTA, 1997, pp:41-49 [Conf]
  15. Mostafa I. Soliman, Stanislav Sedukhin
    A Multi-level ISA Processor for Accelerating Data Parallel Applications. [Citation Graph (0, 0)][DBLP]
    PDPTA, 2002, pp:1492-1498 [Conf]
  16. T. Takigahira, Stanislav Sedukhin
    Performance Evaluation of the Clustered Web Server. [Citation Graph (0, 0)][DBLP]
    PDPTA, 2000, pp:- [Conf]
  17. Vladimir V. Savchenko, Stanislav Sedukhin
    Pattern Dependent Reconstruction of Raster Digital Elevation Models from Contour Maps. [Citation Graph (0, 0)][DBLP]
    VIIP, 2001, pp:237-244 [Conf]
  18. Shietung Peng, Stanislav Sedukhin
    Array Processors Design for Division-free Linear System Solving. [Citation Graph (0, 0)][DBLP]
    Comput. J., 1996, v:39, n:8, pp:713-722 [Journal]
  19. Mostafa I. Soliman, Stanislav Sedukhin
    Performance Evaluation of Blas on the Trident Processor. [Citation Graph (0, 0)][DBLP]
    Parallel Processing Letters, 2005, v:15, n:4, pp:407-414 [Journal]

Search in 0.021secs, Finished in 0.022secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002