The SCEAS System
Navigation Menu

Search the dblp DataBase


Carsten Reuter: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Carsten Reuter, M. Schwiegershausen, Peter Pirsch
    Heterogeneous Multiprocessor Scheduling and Allocation using Evolutionary Algorithms. [Citation Graph (0, 0)][DBLP]
    ASAP, 1997, pp:294-303 [Conf]
  2. Tien-Toan Do, Holger Kropp, Carsten Reuter, Peter Pirsch
    A Flexible Implementation of High-Performance FIR Filters on Xilinx FPGAs. [Citation Graph (0, 0)][DBLP]
    FPL, 1998, pp:441-445 [Conf]
  3. Holger Kropp, Carsten Reuter
    A Mapping Methodology for Code Trees onto LUT-Based FPGAs. [Citation Graph (0, 0)][DBLP]
    FPL, 2000, pp:221-229 [Conf]
  4. Holger Kropp, Carsten Reuter, Matthias Wiege, Tien-Toan Do, Peter Pirsch
    An FPGA-based Prototyping System for Real-Time Verification of Video Processing Schemes. [Citation Graph (0, 0)][DBLP]
    FPL, 1999, pp:333-338 [Conf]
  5. Holger Kropp, Carsten Reuter, Peter Pirsch
    The Video and Image Processing Emulation System VIPES. [Citation Graph (0, 0)][DBLP]
    International Workshop on Rapid System Prototyping, 1998, pp:170-175 [Conf]
  6. Javier Martín-Langerwerf, Carsten Reuter, Holger Kropp, Peter Pirsch
    Benefits of Macro-Based Multi-FPGA Partitioning for Video Processing Applications. [Citation Graph (0, 0)][DBLP]
    IEEE International Workshop on Rapid System Prototyping, 2002, pp:60-65 [Conf]
  7. Carsten Reuter, Javier Martín-Langerwerf, Hans-Joachim Stolberg, Peter Pirsch
    Performance Estimation of Streaming Media Applications for Reconfigurable Platforms. [Citation Graph (0, 0)][DBLP]
    SAMOS, 2004, pp:69-77 [Conf]

Search in 0.014secs, Finished in 0.015secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002