The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Teemu Sipilä: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Perttu Salmela, Tuomas Järvinen, Teemu Sipilä, Jarmo Takala
    256-State Rate 1/2 Viterbi Decoder on TTA Processor. [Citation Graph (0, 0)][DBLP]
    ASAP, 2005, pp:370-378 [Conf]
  2. Tuomas Järvinen, Perttu Salmela, Teemu Sipilä, Jarmo Takala
    In-Place Storage of Path Metrics in Viterbi Decoders. [Citation Graph (0, 0)][DBLP]
    VLSI-SOC, 2003, pp:295-300 [Conf]
  3. Tuomas Järvinen, Perttu Salmela, Teemu Sipilä, Jarmo Takala
    Systematic approach for path metric access in Viterbi decoders. [Citation Graph (0, 0)][DBLP]
    IEEE Transactions on Communications, 2005, v:53, n:5, pp:755-759 [Journal]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002