The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Jens Schönherr: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Sergej Sawitzki, Rainer G. Spallek, Jens Schönherr, Bernd Straube
    Formal Verification for Microprocessors with Extendable Instruction Set. [Citation Graph (0, 0)][DBLP]
    ASAP, 2000, pp:47-55 [Conf]
  2. Jens Schönherr, Bernd Straube
    Automatic Equivalence Check of Circuit Descriptions at Clocked Algorithmic and Register Transfer Level. [Citation Graph (0, 0)][DBLP]
    DATE, 2000, pp:759- [Conf]
  3. Jens Schönherr, Ingo Schreiber, Eva Fordran, Bernd Straube
    Hazard Checking in Pipelined Processor Designs Using Symbolic Model Checking. [Citation Graph (0, 0)][DBLP]
    EUROMICRO, 1999, pp:1075-0 [Conf]
  4. Sergej Sawitzki, Jens Schönherr, Rainer G. Spallek, Bernd Straube
    Formal Verification of a Reconfigurable Microprocessor. [Citation Graph (0, 0)][DBLP]
    FPL, 2000, pp:781-784 [Conf]
  5. Jens Schönherr
    Smooth biarc curves. [Citation Graph (0, 0)][DBLP]
    Computer-Aided Design, 1993, v:25, n:6, pp:365-370 [Journal]
  6. Martin Freibothe, Jens Schönherr, Bernd Straube
    Formal Verification of the Quasi-Static Behavior of Mixed-Signal Circuits by Property Checking. [Citation Graph (0, 0)][DBLP]
    Electr. Notes Theor. Comput. Sci., 2006, v:153, n:3, pp:23-35 [Journal]

  7. Semi-formal Verification of the quasi-static behavior of Mixed-Signal Circuits by SAT-based Property Checking. [Citation Graph (, )][DBLP]


Search in 0.003secs, Finished in 0.004secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002