The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Greg Snider: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Robert Schreiber, Shail Aditya, B. Ramakrishna Rau, Vinod Kathail, Scott A. Mahlke, Santosh G. Abraham, Greg Snider
    High-Level Synthesis of Nonprogrammable Hardware Accelerators. [Citation Graph (0, 0)][DBLP]
    ASAP, 2000, pp:113-0 [Conf]
  2. Barry Shackleford, Motoo Tanaka, Richard J. Carter, Greg Snider
    High-Performance Cellular Automata Random Number Generators for Embedded Probabilistic Computing Systems. [Citation Graph (0, 0)][DBLP]
    Evolvable Hardware, 2002, pp:191-200 [Conf]
  3. Rick Amerson, Richard J. Carter, W. Bruce Culbertson, Philip Kuekes, Greg Snider
    Teramac-configurable custom computing. [Citation Graph (0, 0)][DBLP]
    FCCM, 1995, pp:32-38 [Conf]
  4. W. Bruce Culbertson, Rick Amerson, Richard J. Carter, Philip Kuekes, Greg Snider
    Defect tolerance on the Teramac custom computer. [Citation Graph (0, 0)][DBLP]
    FCCM, 1997, pp:116-124 [Conf]
  5. Rick Amerson, Richard J. Carter, W. Bruce Culbertson, Philip Kuekes, Greg Snider, Lyle Albertson
    Plasma: An FPGA for Million Gate Systems. [Citation Graph (0, 0)][DBLP]
    FPGA, 1996, pp:10-16 [Conf]
  6. Barry Shackleford, Motoo Tanaka, Richard J. Carter, Greg Snider
    FPGA implementation of neighborhood-of-four cellular automata random number generators. [Citation Graph (0, 0)][DBLP]
    FPGA, 2002, pp:106-112 [Conf]
  7. Greg Snider
    Performance-constrained pipelining of software loops onto reconfigurable hardware. [Citation Graph (0, 0)][DBLP]
    FPGA, 2002, pp:177-186 [Conf]
  8. Greg Snider, Barry Shackleford, Richard J. Carter
    Attacking the semantic gap between application programming languages and configurable hardware. [Citation Graph (0, 0)][DBLP]
    FPGA, 2001, pp:115-124 [Conf]
  9. Greg Snider, Philip Kuekes, W. Bruce Culbertson, Richard J. Carter, Arnold S. Berger, Rick Amerson
    The Teramac Configurable Computer Engine. [Citation Graph (0, 0)][DBLP]
    FPL, 1995, pp:44-53 [Conf]
  10. Urs Kanus, Michael Meißner, Wolfgang Straßer, Hanspeter Pfister, Arie E. Kaufman, Rick Amerson, Richard J. Carter, W. Bruce Culbertson, Philip Kuekes, Greg Snider
    Implementations of cube-4 on the teramac custom computing machine. [Citation Graph (0, 0)][DBLP]
    Computers & Graphics, 1997, v:21, n:2, pp:199-208 [Journal]
  11. Barry Shackleford, Greg Snider, Richard J. Carter, Etsuko Okushi, Mitsuhiro Yasuda, Katsuhiko Seo, Hiroto Yasuura
    A High-Performance, Pipelined, FPGA-Based Genetic Algorithm Machine. [Citation Graph (0, 0)][DBLP]
    Genetic Programming and Evolvable Machines, 2001, v:2, n:1, pp:33-60 [Journal]
  12. Tad Hogg, Greg Snider
    Defect-tolerant Logic with Nanoscale Crossbar Circuits. [Citation Graph (0, 0)][DBLP]
    J. Electronic Testing, 2007, v:23, n:2-3, pp:117-129 [Journal]

Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002