Search the dblp DataBase

Publications of Author

1. A. Ye, J. Rose
   Using Bus-Based Connections to Improve Field-Programmable Gate-Array Density for Implementing Datapath Circuits. [Citation Graph (0, 0)][DBLP]
   IEEE Trans. VLSI Syst., 2006, v:14, n:5, pp:462-473 [Journal]
   
2. P. Chow, Soon Ong Seo, J. Rose, K. Chung, G. Paez-Monzon, I. Rahardja
   The design of an SRAM-based field-programmable gate array. I. Architecture. [Citation Graph (0, 0)][DBLP]
   IEEE Trans. VLSI Syst., 1999, v:7, n:2, pp:191-197 [Journal]
   
3. P. Chow, Soon Ong Seo, J. Rose, K. Chung, G. Paez-Monzon, I. Rahardja
   The design of a SRAM-based field-programmable gate array-Part II: Circuit design and layout. [Citation Graph (0, 0)][DBLP]
   IEEE Trans. VLSI Syst., 1999, v:7, n:3, pp:321-330 [Journal]
   
4. 
   A review of wafer bonding materials and characterizations to enable wafer thinning, backside processing, and laser dicing. [Citation Graph (, )][DBLP]