The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Wen-Tsong Shiue: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Wen-Tsong Shiue
    High Level Synthesis for Peak Power Minimization Using ILP. [Citation Graph (0, 0)][DBLP]
    ASAP, 2000, pp:103-112 [Conf]
  2. Wen-Tsong Shiue
    Low Power Memory Design. [Citation Graph (0, 0)][DBLP]
    ASAP, 2002, pp:55-64 [Conf]
  3. Wen-Tsong Shiue
    Retargetable compilation for low power. [Citation Graph (0, 0)][DBLP]
    CODES, 2001, pp:254-259 [Conf]
  4. Wen-Tsong Shiue, Chaitali Chakrabarti
    Memory Exploration for Low Power, Embedded Systems. [Citation Graph (0, 0)][DBLP]
    DAC, 1999, pp:140-145 [Conf]
  5. Wen-Tsong Shiue
    Energy efficient memory assignment. [Citation Graph (0, 0)][DBLP]
    ISCAS (5), 2001, pp:415-418 [Conf]
  6. Wen-Tsong Shiue
    Leakage power estimation and minimization in VLSI circuits. [Citation Graph (0, 0)][DBLP]
    ISCAS (4), 2001, pp:178-181 [Conf]
  7. Wen-Tsong Shiue, Chaitali Chakrabarti
    Memory exploration for low power embedded systems. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 1999, pp:250-253 [Conf]
  8. Wen-Tsong Shiue
    Optimizing Memory Bandwidth with ILP Based Memory Exploration and Assignment for Low Power Embedded Systems. [Citation Graph (0, 0)][DBLP]
    MTDT, 2000, pp:95-100 [Conf]
  9. Chee Lee, Wen-Tsong Shiue
    Consideration of Control System and Memory Contributions in Practical Resource-Constrained Scheduling for Low Power. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2003, pp:590-598 [Conf]
  10. Wen-Tsong Shiue, Weetit Wanalertlak
    Advanced Cell Modeling Techniques Based on Polynomial Expressions. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2003, pp:550-558 [Conf]
  11. Wen-Tsong Shiue
    Novel state minimization and state assignment in finite state machine design for low-power portable devices. [Citation Graph (0, 0)][DBLP]
    Integration, 2005, v:38, n:4, pp:549-570 [Journal]
  12. Wen-Tsong Shiue, Sathishkumar Udayanarayanan, Chaitali Chakrabarti
    Data memory design and exploration for low-power embedded systems. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Design Autom. Electr. Syst., 2001, v:6, n:4, pp:553-568 [Journal]
  13. Wen-Tsong Shiue
    Power/area/delay aware FSM synthesis and optimization. [Citation Graph (0, 0)][DBLP]
    Microelectronics Journal, 2005, v:36, n:2, pp:147-162 [Journal]

Search in 0.111secs, Finished in 0.112secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002