Search the dblp DataBase

Publications of Author

1. Mihai Sima, Stamatis Vassiliadis, Sorin Cotofana, Jos T. J. van Eijndhoven
   Color Space Conversion for MPEG decoding on FPGA-augmented TriMedia Processor. [Citation Graph (0, 0)][DBLP]
   ASAP, 2003, pp:250-259 [Conf]
   
2. Mihai Sima, Sorin Cotofana, Stamatis Vassiliadis, Jos T. J. van Eijndhoven, Kees A. Vissers
   MPEG-Compliant Entropy Decoding on FPGA-Augmented TriMedia/CPU64. [Citation Graph (0, 0)][DBLP]
   FCCM, 2002, pp:261-0 [Conf]
   
3. Mihai Sima, Stamatis Vassiliadis, Sorin Cotofana, Jos T. J. van Eijndhoven, Kees A. Vissers
   Field-Programmable Custom Computing Machines - A Taxonomy -. [Citation Graph (0, 0)][DBLP]
   FPL, 2002, pp:79-88 [Conf]
   
4. Jari Nikara, Stamatis Vassiliadis, Jarmo Takala, Mihai Sima, Petri Liuha
   Parallel Multiple-Symbol Variable-Length Decoding. [Citation Graph (0, 0)][DBLP]
   ICCD, 2002, pp:126-131 [Conf]
   
5. Mihai Sima, Sorin Cotofana, Stamatis Vassiliadis, Jos T. J. van Eijndhoven, Kees A. Vissers
   MPEG Macroblock Parsing and Pel Reconstruction On An FPGA-Augmented TriMedia Processor. [Citation Graph (0, 0)][DBLP]
   ICCD, 2001, pp:425-430 [Conf]
   
6. Mihai Sima, Sorin Cotofana, Stamatis Vassiliadis, Jos T. J. van Eijndhoven, Kees A. Vissers
   A Reconfigurable Functional Unit for TriMedia/CPU64. A Case Study. [Citation Graph (0, 0)][DBLP]
   Embedded Processor Design Challenges, 2002, pp:224-241 [Conf]
   
7. Mihai Sima, John Glossner, Daniel Iancu, Hua Ye, Andrei Iancu, A. Joseph Hoane
   CORDIC-Augmented Sandbridge Processor for Channel Equalization. [Citation Graph (0, 0)][DBLP]
   SAMOS, 2005, pp:152-161 [Conf]
   
8. Mihai Sima, Sorin Dan Cotofana, Stamatis Vassiliadis, Jos T. J. van Eijndhoven, Kees A. Vissers
   Pel reconstruction on FPGA-augmented TriMedia. [Citation Graph (0, 0)][DBLP]
   IEEE Trans. VLSI Syst., 2004, v:12, n:6, pp:622-635 [Journal]
   
9. Eugene Hyun, Mihai Sima, Michael McGuire
   Reconfigurable Implementation of Wavelet Transform on an Fpga-Augmented NIOS Processor. [Citation Graph (0, 0)][DBLP]
   CCECE, 2006, pp:1052-1055 [Conf]
   
10. Ambrose Chu, Mihai Sima
    Reconfigurable RSA Cryptography for Embedded Devices. [Citation Graph (0, 0)][DBLP]
    CCECE, 2006, pp:1312-1315 [Conf]
    
11. 
    Alternatives in Designing Level-Restoring Buffers for Interconnection Networks in Field-Programmable Gate Arrays. [Citation Graph (, )][DBLP]
    
    
12. 
    VLSI Implementation of a Cryptography-Oriented Reconfigurable Array. [Citation Graph (, )][DBLP]
    
    
13. 
    Fine-grained vs. coarse-grained shift-and-add arithmetic in FPGAs (abstract only). [Citation Graph (, )][DBLP]
    
    
14. 
    Reconfigurable solutions for very-long arithmetic with applications in cryptography. [Citation Graph (, )][DBLP]
    
    
15. 
    VLSI implementation of a shift-enabled reconfigurable array. [Citation Graph (, )][DBLP]
    
    
16. 
    Software Solutions for Converting a MIMO-OFDM Channel into Multiple SISO-OFDM Channels. [Citation Graph (, )][DBLP]
    
    
17. 
    Embedded Reconfigurable Solution for OFDM Detection Over Fast Fading Radio Channels. [Citation Graph (, )][DBLP]
    
    
18. 
    Implementing communications systems on an SDR SoC. [Citation Graph (, )][DBLP]