The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Ang-Chih Hsieh: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Chi Ta Wu, Ang-Chih Hsieh, TingTing Hwang
    Instruction buffering for nested loops in low-power design. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2006, v:14, n:7, pp:780-784 [Journal]
  2. Ang-Chih Hsieh, Tzu-Teng Lin, Tsuang-Wei Chang, TingTing Hwang
    A functionality-directed clustering technique for low-power MTCMOS design - computation of simultaneously discharging current. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Design Autom. Electr. Syst., 2007, v:12, n:3, pp:- [Journal]

  3. Thermal-aware memory mapping in 3D designs. [Citation Graph (, )][DBLP]


  4. TSV redundancy: Architecture and design issues in 3D IC. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002