The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Máire McLoone: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. P. Moore, Máire McLoone, Sakir Sezer
    Reconfigurable Instruction Interface Architecture for Private-Key Cryptography on the Altera Nios-II Processor. [Citation Graph (0, 0)][DBLP]
    AICT/SAPIR/ELETE, 2005, pp:296-299 [Conf]
  2. Neil Smyth, Máire McLoone, John V. McCanny
    An Adaptable And Scalable Asymmetric Cryptographic Processor. [Citation Graph (0, 0)][DBLP]
    ASAP, 2006, pp:341-346 [Conf]
  3. Máire McLoone, John V. McCanny
    High Performance Single-Chip FPGA Rijndael Algorithm Implementations. [Citation Graph (0, 0)][DBLP]
    CHES, 2001, pp:65-76 [Conf]
  4. Máire McLoone, Matthew J. B. Robshaw
    Public Key Cryptography and RFID Tags. [Citation Graph (0, 0)][DBLP]
    CT-RSA, 2007, pp:372-384 [Conf]
  5. Ciaran McIvor, Máire McLoone, John V. McCanny
    FPGA Montgomery Multiplier Architectures - A Comparison. [Citation Graph (0, 0)][DBLP]
    FCCM, 2004, pp:279-282 [Conf]
  6. Máire McLoone, John V. McCanny
    Single-Chip FPGA Implementation of the Advanced Encryption Standard Algorithm. [Citation Graph (0, 0)][DBLP]
    FPL, 2001, pp:152-161 [Conf]
  7. Máire McLoone, John V. McCanny
    Very High Speed 17 Gbps SHACAL Encryption Architecture. [Citation Graph (0, 0)][DBLP]
    FPL, 2003, pp:111-120 [Conf]
  8. Ciaran McIvor, Máire McLoone, John V. McCanny
    High-Radix Systolic Modular Multiplication on Reconfigurable Hardware. [Citation Graph (0, 0)][DBLP]
    FPT, 2005, pp:13-18 [Conf]
  9. Máire McLoone, Ciaran McIvor, Aidan Savage
    High-Speed Hardware Architectures of the Whirlpool Hash Function. [Citation Graph (0, 0)][DBLP]
    FPT, 2005, pp:147-162 [Conf]
  10. Ciaran McIvor, Máire McLoone, John V. McCanny
    A high-speed, low latency RSA decryption silicon core. [Citation Graph (0, 0)][DBLP]
    ISCAS (4), 2003, pp:133-136 [Conf]
  11. Ciaran McIvor, Máire McLoone, John V. McCanny
    FPGA Montgomery modular multiplication architectures suitable for ECCs over GF(p). [Citation Graph (0, 0)][DBLP]
    ISCAS (3), 2004, pp:509-512 [Conf]
  12. Máire McLoone, Matthew J. B. Robshaw
    New Architectures for Low-Cost Public Key Cryptography on RFID Tags. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2007, pp:1827-1830 [Conf]
  13. Máire McLoone, Ciaran McIvor
    High-speed & Low Area Hardware Architectures of the Whirlpool Hash Function. [Citation Graph (0, 0)][DBLP]
    VLSI Signal Processing, 2007, v:47, n:1, pp:47-57 [Journal]

  14. Identity Based Public Key Exchange (IDPKE) for Wireless Ad Hoc Networks. [Citation Graph (, )][DBLP]


  15. Limitations of existing wireless networks authentication and key management techniques for MANETs. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002