The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

María A. Trenas: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. María A. Trenas, Juan López, Manuel Sánchez, Emilio L. Zapata, Francisco Argüello
    Architecture for Wavelet Packet Transform with Best Tree Searching. [Citation Graph (0, 0)][DBLP]
    ASAP, 2000, pp:289-298 [Conf]
  2. María A. Trenas, Juan López, Emilio L. Zapata
    FPGA Implementation of Wavelet Packet Transform with Reconfigurable Tree Structure. [Citation Graph (0, 0)][DBLP]
    EUROMICRO, 2000, pp:1244-1251 [Conf]
  3. Gerardo Bandera, Manuel Ujaldon, María A. Trenas, Emilio L. Zapata
    The Sparse Cyclic Distribution against its Dense Counterparts. [Citation Graph (0, 0)][DBLP]
    IPPS, 1997, pp:638-642 [Conf]
  4. Francisco Argüello, Juan López, María A. Trenas, Emilio L. Zapata
    Architecture for wavelet packet transform based on lifting steps. [Citation Graph (0, 0)][DBLP]
    Parallel Computing, 2002, v:28, n:7-8, pp:1023-1037 [Journal]

  5. Parallel Quantum Computer Simulation on the CUDA Architecture. [Citation Graph (, )][DBLP]


  6. Experiences with Mapping Non-linear Memory Access Patterns into GPUs. [Citation Graph (, )][DBLP]


  7. Memory Locality Exploitation Strategies for FFT on the CUDA Architecture. [Citation Graph (, )][DBLP]


  8. Development of a new MOODLE module for a basic course on computer architecture. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002