The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Uwe Kerst: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Rudolf Schlangen, Uwe Kerst, A. Kabakow, Christian Boit
    Electrical Performance Evaluation of FIB Edited Circuits through Chip Backside Exposing Shallow Trench Isolations. [Citation Graph (0, 0)][DBLP]
    Microelectronics Reliability, 2005, v:45, n:9-11, pp:1544-1549 [Journal]
  2. Rudolf Schlangen, Peter Sadewater, Uwe Kerst, Christian Boit
    Contact to contacts or silicide by use of backside FIB circuit edit allowing to approach every active circuit node. [Citation Graph (0, 0)][DBLP]
    Microelectronics Reliability, 2006, v:46, n:9-11, pp:1498-1503 [Journal]

  3. Physical Techniques for Chip-Backside IC Debug in Nanotechnologies. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002