|
Search the dblp DataBase
Gerd Ritter:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Gerd Ritter, Holger Hinrichsen, Hans Eveking
Formal Verification of Descriptions with Distinct Order of Memory Operations. [Citation Graph (0, 0)][DBLP] ASIAN, 1999, pp:308-321 [Conf]
- Gerd Ritter, Hans Eveking, Holger Hinrichsen
Formal Verification of Designs with Complex Control by Symbolic Simulation. [Citation Graph (0, 0)][DBLP] CHARME, 1999, pp:234-249 [Conf]
- Hans Eveking, Holger Hinrichsen, Gerd Ritter
Automatic Verification of Scheduling Results in High-Level Synthesis. [Citation Graph (0, 0)][DBLP] DATE, 1999, pp:59-64 [Conf]
- Gerd Ritter
Sequential Equivalence Checking by Symbolic Simulation. [Citation Graph (0, 0)][DBLP] FMCAD, 2000, pp:423-442 [Conf]
Search in 0.001secs, Finished in 0.001secs
|