The SCEAS System
| |||||||

## Search the dblp DataBase
Kamal Lodaya:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
## Publications of Author- Kamal Lodaya
**Sharpening the Undecidability of Interval Temporal Logic.**[Citation Graph (0, 0)][DBLP] ASIAN, 2000, pp:290-298 [Conf] - Kamal Lodaya, D. Ranganayakulu, K. Rangarajan
**Hierarchical Structure of 1-Safe Petri Nets.**[Citation Graph (0, 0)][DBLP] ASIAN, 2003, pp:173-187 [Conf] - Kamal Lodaya, Paritosh K. Pandya
**A Dose of Timed Logic, in Guarded Measure.**[Citation Graph (0, 0)][DBLP] FORMATS, 2006, pp:260-273 [Conf] - Kamal Lodaya, Ramaswamy Ramanujam
**Tense Logics for Local Reasoning in Distributed Systems.**[Citation Graph (0, 0)][DBLP] FSTTCS, 1991, pp:71-88 [Conf] - Kamal Lodaya, Pascal Weil
**A Kleene Iteration for Parallelism.**[Citation Graph (0, 0)][DBLP] FSTTCS, 1998, pp:355-366 [Conf] - Kamal Lodaya, P. S. Thiagarajan
**A Modal Logic for a Subclass of Event Structures.**[Citation Graph (0, 0)][DBLP] ICALP, 1987, pp:290-303 [Conf] - Kamal Lodaya, P. S. Thiagarajan
**Decidability of a Partial Order Based Temporal Logic.**[Citation Graph (0, 0)][DBLP] ICALP, 1993, pp:582-592 [Conf] - Ramaswamy Ramanujam, Kamal Lodaya
**Proving Fairness of Schedulers.**[Citation Graph (0, 0)][DBLP] Logic of Programs, 1985, pp:284-301 [Conf] - Kamal Lodaya, Ramaswamy Ramanujam, P. S. Thiagarajan
**A logic for distributed transition sytems.**[Citation Graph (0, 0)][DBLP] REX Workshop, 1988, pp:508-522 [Conf] - Kamal Lodaya
**Product Automata and Process Algebra.**[Citation Graph (0, 0)][DBLP] SEFM, 2006, pp:128-136 [Conf] - Kamal Lodaya, Pascal Weil
**Series-Parallel Posets: Algebra, Automata and Languages.**[Citation Graph (0, 0)][DBLP] STACS, 1998, pp:555-565 [Conf] - Kamal Lodaya, Ramaswamy Ramanujam
**An Automaton Model of User-Controlled Navigation on the Web.**[Citation Graph (0, 0)][DBLP] CIAA, 2000, pp:208-216 [Conf] - Kamal Lodaya, R. K. Shyamasundar
**Proof Theory for Exception Handling in a Tasking Environment.**[Citation Graph (0, 0)][DBLP] Acta Inf., 1990, v:28, n:1, pp:7-41 [Journal] - Kamal Lodaya, Rohit Parikh, Ramaswamy Ramanujam, P. S. Thiagarajan
**A Logical Study of Distributed Transition Systems**[Citation Graph (0, 0)][DBLP] Inf. Comput., 1995, v:119, n:1, pp:91-118 [Journal] - Kamal Lodaya, Pascal Weil
**Rationality in Algebras with a Series Operation.**[Citation Graph (0, 0)][DBLP] Inf. Comput., 2001, v:171, n:2, pp:269-293 [Journal] - Kamal Lodaya, Ramaswamy Ramanujam, P. S. Thiagarajan
**Temporal Logics for Communicating Sequential Agents: I.**[Citation Graph (0, 0)][DBLP] Int. J. Found. Comput. Sci., 1992, v:3, n:2, pp:117-159 [Journal] - Kamal Lodaya, Pascal Weil
**Series-parallel languages and the bounded-width property.**[Citation Graph (0, 0)][DBLP] Theor. Comput. Sci., 2000, v:237, n:1-2, pp:347-380 [Journal] **LTL Can Be More Succinct.**[Citation Graph (, )][DBLP]**Around Dot Depth Two.**[Citation Graph (, )][DBLP]**Modelchecking counting properties of 1-safe nets with buffers in paraPSPACE.**[Citation Graph (, )][DBLP]**Marking the chops: an unambiguous temporal logic.**[Citation Graph (, )][DBLP]**A regular viewpoint on processes and algebra.**[Citation Graph (, )][DBLP]**Analyzing Reachability for Some Petri Nets With Fast Growing Markings.**[Citation Graph (, )][DBLP]
Search in 0.004secs, Finished in 0.006secs | |||||||

| |||||||

| |||||||

System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002 for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002 |