The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Doron Drusinsky: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Doron Drusinsky, David Harel
    On the Power of Bounded Concurrency I: Finite Automata. [Citation Graph (2, 0)][DBLP]
    J. ACM, 1994, v:41, n:3, pp:517-539 [Journal]
  2. Cyrille Artho, Doron Drusinsky, Allen Goldberg, Klaus Havelund, Michael R. Lowry, Corina S. Pasareanu, Grigore Rosu, Willem Visser
    Experiments with Test Case Generation and Runtime Analysis. [Citation Graph (0, 0)][DBLP]
    Abstract State Machines, 2003, pp:87-107 [Conf]
  3. Doron Drusinsky
    Monitoring Temporal Rules Combined with Time Series. [Citation Graph (0, 0)][DBLP]
    CAV, 2003, pp:114-117 [Conf]
  4. Doron Drusinsky, David Harel
    On the Power of Cooperative Concurrency. [Citation Graph (0, 0)][DBLP]
    Concurrency, 1988, pp:74-103 [Conf]
  5. Doron Drusinsky
    Automatic Simulation of Network Problems in UDP-Based Java Programs Temporal Logic and Natural Language Conditioned Transitions. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2004, pp:- [Conf]
  6. Doron Drusinsky, Man-tak Shing
    Verification of Timing Properties in Rapid System Prototyping. [Citation Graph (0, 0)][DBLP]
    IEEE International Workshop on Rapid System Prototyping, 2003, pp:47-0 [Conf]
  7. Doron Drusinsky, Man-tak Shing
    TLCharts: Armor-plating Harel Statecharts with Temporal Logic Conditions. [Citation Graph (0, 0)][DBLP]
    IEEE International Workshop on Rapid System Prototyping, 2004, pp:29-36 [Conf]
  8. Doron Drusinsky, Man-tak Shing, Kadir Alpaslan Demir
    Test-Time, Run-Time, and Simulation-Time Temporal Assertions in RSP. [Citation Graph (0, 0)][DBLP]
    IEEE International Workshop on Rapid System Prototyping, 2005, pp:105-110 [Conf]
  9. Doron Drusinsky, Man-tak Shing, Kadir Alpaslan Demir
    Creation and Validation of Embedded Assertion Statecharts. [Citation Graph (0, 0)][DBLP]
    IEEE International Workshop on Rapid System Prototyping, 2006, pp:17-23 [Conf]
  10. Doron Drusinsky
    The Temporal Rover and the ATG Rover. [Citation Graph (0, 0)][DBLP]
    SPIN, 2000, pp:323-330 [Conf]
  11. Doron Drusinsky, Garth Watney
    Applying Run-Time Monitoring to the Deep-Impact Fault Protection Engine. [Citation Graph (0, 0)][DBLP]
    SEW, 2003, pp:127- [Conf]
  12. Doron Drusinsky
    Semantics and Runtime Monitoring of TLCharts: Statechart Automata with Temporal Logic Conditioned Transitions. [Citation Graph (0, 0)][DBLP]
    Electr. Notes Theor. Comput. Sci., 2005, v:113, n:, pp:3-21 [Journal]
  13. Guillaume P. Brat, Doron Drusinsky, Dimitra Giannakopoulou, Allen Goldberg, Klaus Havelund, Michael R. Lowry, Corina S. Pasareanu, Arnaud Venet, Willem Visser, Richard Washington
    Experimental Evaluation of Verification and Validation Tools on Martian Rover Software. [Citation Graph (0, 0)][DBLP]
    Formal Methods in System Design, 2004, v:25, n:2-3, pp:167-198 [Journal]
  14. Doron Drusinsky, Man-tak Shing
    Monitoring Temporal Logic Specifications Combined with Time Series Constraints. [Citation Graph (0, 0)][DBLP]
    J. UCS, 2003, v:9, n:11, pp:1261-1276 [Journal]
  15. Doron Drusinsky
    On-line Monitoring of Metric Temporal Logic with Time-Series Constraints Using Alternating Finite Automata. [Citation Graph (0, 0)][DBLP]
    J. UCS, 2006, v:12, n:5, pp:482-498 [Journal]
  16. Doron Drusinsky, David Harel
    Using statecharts for hardware description and synthesis. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1989, v:8, n:7, pp:798-807 [Journal]
  17. Doron Drusinsky, Man-tak Shing
    Verifying Distributed Protocols using MSC-Assertions, Run-time Monitoring, and Automatic Test Generation. [Citation Graph (0, 0)][DBLP]
    IEEE International Workshop on Rapid System Prototyping, 2007, pp:82-88 [Conf]

  18. Using UML Statecharts with Knowledge Logic Guards. [Citation Graph (, )][DBLP]


  19. Removing the Boundaries: Steps Toward a Cloud Nirvana. [Citation Graph (, )][DBLP]


  20. A design pattern for using non-developmental items in real-time Java. [Citation Graph (, )][DBLP]


  21. Validating UML Statechart-Based Assertions Libraries for Improved Reliability and Assurance. [Citation Graph (, )][DBLP]


  22. Creating and Validating Embedded Assertion Statecharts. [Citation Graph (, )][DBLP]


Search in 0.033secs, Finished in 0.034secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002