The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Ralph Weper: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Jürgen Teich, Philipp W. Kutter, Ralph Weper
    Description and Simulation of Microprocessor Instruction Sets Using ASMs. [Citation Graph (0, 0)][DBLP]
    Abstract State Machines, 2000, pp:266-286 [Conf]
  2. Dirk Fischer, Jürgen Teich, Michael Thies, Ralph Weper
    Efficient architecture/compiler co-exploration for ASIPs. [Citation Graph (0, 0)][DBLP]
    CASES, 2002, pp:27-34 [Conf]
  3. Dirk Fischer, Jürgen Teich, Ralph Weper, Uwe Kastens, Michael Thies
    Design space characterization for architecture/compiler co-exploration. [Citation Graph (0, 0)][DBLP]
    CASES, 2001, pp:108-115 [Conf]
  4. Jürgen Teich, Ralph Weper, Dirk Fischer, Stefan Trinkert
    A joined architecture/compiler design environment for ASIPs. [Citation Graph (0, 0)][DBLP]
    CASES, 2000, pp:26-33 [Conf]
  5. Dirk Fischer, Jürgen Teich, Ralph Weper, Michael Thies
    BUILDABONG: A Framework for Architecture/Compiler Co-Exploration for ASIPs. [Citation Graph (0, 0)][DBLP]
    Journal of Circuits, Systems, and Computers, 2003, v:12, n:3, pp:353-0 [Journal]

Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002