The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Guilin Chen: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Guilin Chen, Mahmut T. Kandemir, Feihui Li
    Energy-aware computation duplication for improving reliability in embedded chip multiprocessors. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2006, pp:134-139 [Conf]
  2. Guilin Chen, Mahmut T. Kandemir, Narayanan Vijaykrishnan, Mary Jane Irwin
    Object duplication for improving reliability. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2006, pp:140-145 [Conf]
  3. Ismail Kadayif, Mahmut T. Kandemir, Guilin Chen
    Studying interactions between prefetching and cache line turnoff. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2005, pp:545-548 [Conf]
  4. Guilin Chen, Mahmut T. Kandemir, Hendra Saputra, Mary Jane Irwin
    Exploiting bank locality in multi-bank memories. [Citation Graph (0, 0)][DBLP]
    CASES, 2003, pp:287-297 [Conf]
  5. Mahmut T. Kandemir, Mary Jane Irwin, Guilin Chen, J. Ramanujam
    Address Register Assignment for Reducing Code Size. [Citation Graph (0, 0)][DBLP]
    CC, 2003, pp:273-289 [Conf]
  6. Feihui Li, Guilin Chen, Mahmut T. Kandemir, R. R. Brooks
    A Compiler-Based Approach to Data Security. [Citation Graph (0, 0)][DBLP]
    CC, 2005, pp:188-203 [Conf]
  7. Ozcan Ozturk, Guilin Chen, Mahmut T. Kandemir, Mustafa Karaköy
    Compiler-Directed Variable Latency Aware SPM Management to CopeWith Timing Problems. [Citation Graph (0, 0)][DBLP]
    CGO, 2007, pp:232-243 [Conf]
  8. Guilin Chen, Mahmut T. Kandemir
    Optimizing Address Code Generation for Array-Intensive DSP Applications. [Citation Graph (0, 0)][DBLP]
    CGO, 2005, pp:141-152 [Conf]
  9. Guilin Chen, Mahmut T. Kandemir, Narayanan Vijaykrishnan, Anand Sivasubramaniam, Mary Jane Irwin
    Analyzing heap error behavior in embedded JVM environments. [Citation Graph (0, 0)][DBLP]
    CODES+ISSS, 2004, pp:230-235 [Conf]
  10. Mahmut T. Kandemir, Ismail Kadayif, Guilin Chen
    Compiler-directed code restructuring for reducing data TLB energy. [Citation Graph (0, 0)][DBLP]
    CODES+ISSS, 2004, pp:98-103 [Conf]
  11. Ozcan Ozturk, Guilin Chen, Mahmut T. Kandemir
    Optimizing code parallelization through a constraint network based approach. [Citation Graph (0, 0)][DBLP]
    DAC, 2006, pp:863-688 [Conf]
  12. Guilin Chen, Mahmut T. Kandemir, Mustafa Karaköy
    A Constraint Network Based Approach to Memory Layout Optimization. [Citation Graph (0, 0)][DBLP]
    DATE, 2005, pp:1156-1161 [Conf]
  13. Guilin Chen, Mahmut T. Kandemir, Ugur Sezer
    Configuration-Sensitive Process Scheduling for FPGA-Based Computing Platforms. [Citation Graph (0, 0)][DBLP]
    DATE, 2004, pp:486-493 [Conf]
  14. Guilin Chen, Ozcan Ozturk, Mahmut T. Kandemir, Mustafa Karaköy
    Dynamic scratch-pad memory management for irregular array access patterns. [Citation Graph (0, 0)][DBLP]
    DATE, 2006, pp:931-936 [Conf]
  15. Mahmut T. Kandemir, Guilin Chen
    Locality-Aware Process Scheduling for Embedded MPSoCs. [Citation Graph (0, 0)][DBLP]
    DATE, 2005, pp:870-875 [Conf]
  16. Mahmut T. Kandemir, Feihui Li, Guilin Chen, Guangyu Chen, Ozcan Ozturk
    Studying Storage-Recomputation Tradeoffs in Memory-Constrained Embedded Processing. [Citation Graph (0, 0)][DBLP]
    DATE, 2005, pp:1026-1031 [Conf]
  17. Guangyu Chen, Ismail Kadayif, Wei Zhang 0002, Mahmut T. Kandemir, Ibrahim Kolcu, Ugur Sezer
    Compiler-Directed Management of Instruction Accesses. [Citation Graph (0, 0)][DBLP]
    DSD, 2003, pp:459-462 [Conf]
  18. Guilin Chen, Mahmut T. Kandemir, Mustafa Karaköy
    A Data-Centric Approach to Checksum Reuse for Array-Intensive Applications. [Citation Graph (0, 0)][DBLP]
    DSN, 2005, pp:316-325 [Conf]
  19. Feihui Li, Guilin Chen, Mahmut T. Kandemir, Mustafa Karaköy
    Exploiting last idle periods of links for network power management. [Citation Graph (0, 0)][DBLP]
    EMSOFT, 2005, pp:134-137 [Conf]
  20. Guilin Chen, Mahmut T. Kandemir
    Optimizing inter-processor data locality on embedded chip multiprocessors. [Citation Graph (0, 0)][DBLP]
    EMSOFT, 2005, pp:227-236 [Conf]
  21. Guilin Chen, Mahmut T. Kandemir
    Code restructuring for improving cache performance of MPSoCs. [Citation Graph (0, 0)][DBLP]
    ICCAD, 2005, pp:271-274 [Conf]
  22. Guilin Chen, Mahmut T. Kandemir
    Runtime integrity checking for inter-object connections. [Citation Graph (0, 0)][DBLP]
    ICCAD, 2005, pp:303-306 [Conf]
  23. Guilin Chen, Mahmut T. Kandemir, A. Nadgir, Ugur Sezer
    Array Composition and Decomposition for Optimizing Embedded Applications. [Citation Graph (0, 0)][DBLP]
    ICCAD, 2003, pp:193-196 [Conf]
  24. Guilin Chen, Ozcan Ozturk, Mahmut T. Kandemir, Ibrahim Kolcu
    Integrating loop and data optimizations for locality within a constraint network based framework. [Citation Graph (0, 0)][DBLP]
    ICCAD, 2005, pp:279-282 [Conf]
  25. Mahmut T. Kandemir, Mary Jane Irwin, Guilin Chen, Ibrahim Kolcu
    Banked scratch-pad memory management for reducing leakage energy consumption. [Citation Graph (0, 0)][DBLP]
    ICCAD, 2004, pp:120-124 [Conf]
  26. Feihui Li, Guilin Chen, Mahmut T. Kandemir
    Compiler-directed voltage scaling on communication links for reducing power consumption. [Citation Graph (0, 0)][DBLP]
    ICCAD, 2005, pp:456-460 [Conf]
  27. Feihui Li, Guilin Chen, Mahmut T. Kandemir, Ibrahim Kolcu
    Improving scratch-pad memory reliability through compiler-guided data block duplication. [Citation Graph (0, 0)][DBLP]
    ICCAD, 2005, pp:1002-1005 [Conf]
  28. Sri Hari Krishna Narayanan, Guilin Chen, Mahmut T. Kandemir, Yuan Xie
    Temperature-Sensitive Loop Parallelization for Chip Multiprocessors. [Citation Graph (0, 0)][DBLP]
    ICCD, 2005, pp:677-682 [Conf]
  29. Guilin Chen, Byung-Tae Kang, Mahmut T. Kandemir, Narayanan Vijaykrishnan, Mary Jane Irwin, Rajarathnam Chandramouli
    Energy-Aware Compilation and Execution in Java-Enabled Mobile Devices. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2003, pp:34- [Conf]
  30. Guilin Chen, Mahmut T. Kandemir, Suleyman Tosun, Ugur Sezer
    Reliability-Conscious Process Scheduling under Performance Constraints in FPGA-Based Embedded Systems. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2005, pp:- [Conf]
  31. Seung Woo Son, Konrad Malkowski, Guilin Chen, Mahmut T. Kandemir, Padma Raghavan
    Integrated link/CPU voltage scaling for reducing energy consumption of parallel sparse matrix applications. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2006, pp:- [Conf]
  32. Guilin Chen, Guangyu Chen, Ozcan Ozturk, Mahmut T. Kandemir
    Exploiting Inter-Processor Data Sharing for Improving Behavior of Multi-Processor SoCs. [Citation Graph (0, 0)][DBLP]
    ISVLSI, 2005, pp:90-95 [Conf]
  33. Feihui Li, Ozcan Ozturk, Guangyu Chen, Mahmut T. Kandemir, Ibrahim Kolcu
    Leakage-Aware SPM Management. [Citation Graph (0, 0)][DBLP]
    ISVLSI, 2006, pp:393-398 [Conf]
  34. Guilin Chen, Mahmut T. Kandemir, A. Nadgir
    Compiler-Based Code Partitioning for Intelligent Embedded Disk Processing. [Citation Graph (0, 0)][DBLP]
    LCPC, 2003, pp:451-465 [Conf]
  35. Guilin Chen, Ozcan Ozturk, Mahmut T. Kandemir
    An ILP-Based Approach to Locality Optimization. [Citation Graph (0, 0)][DBLP]
    LCPC, 2004, pp:149-163 [Conf]
  36. Guilin Chen, Guangyu Chen, Ozcan Ozturk, Mahmut T. Kandemir
    An Adaptive Locality-Conscious Process Scheduler for Embedded Systems. [Citation Graph (0, 0)][DBLP]
    IEEE Real-Time and Embedded Technology and Applications Symposium, 2005, pp:354-364 [Conf]
  37. Guilin Chen, Mahmut T. Kandemir, Mustafa Karaköy
    Memory Space Conscious Loop Iteration Duplication for Reliable Execution. [Citation Graph (0, 0)][DBLP]
    SAS, 2005, pp:52-69 [Conf]
  38. Feihui Li, Guilin Chen, Mahmut T. Kandemir, Ozcan Ozturk, Mustafa Karaköy, R. Ramanarayanan, Balaji Vaidyanathan
    A Process Scheduler-Based Approach to NoC Power Management. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2007, pp:77-82 [Conf]
  39. Liping Xue, Mahmut T. Kandemir, Guilin Chen, Feihui Li, Ozcan Ozturk, R. Ramanarayanan, Balaji Vaidyanathan
    Locality-Aware Distributed Loop Scheduling for Chip Multiprocessors. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2007, pp:251-258 [Conf]
  40. Han Kesong, Yongcheng Wang, Guilin Chen
    Research on a faster algorithm for pattern matching. [Citation Graph (0, 0)][DBLP]
    IRAL, 2000, pp:119-124 [Conf]
  41. Ismail Kadayif, Mahmut T. Kandemir, Guilin Chen, Narayanan Vijaykrishnan, Mary Jane Irwin, Anand Sivasubramaniam
    Compiler-directed high-level energy estimation and optimization. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Embedded Comput. Syst., 2005, v:4, n:4, pp:819-850 [Journal]
  42. Guilin Chen, Mahmut T. Kandemir, Mary Jane Irwin, J. Ramanujam
    Reducing code size through address register assignment. [Citation Graph (0, 0)][DBLP]
    ACM Trans. Embedded Comput. Syst., 2006, v:5, n:1, pp:225-258 [Journal]
  43. Ismail Kadayif, Mahmut T. Kandemir, Guilin Chen, Ozcan Ozturk, Mustafa Karaköy, Ugur Sezer
    Optimizing Array-Intensive Applications for On-Chip Multiprocessors. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Parallel Distrib. Syst., 2005, v:16, n:5, pp:396-411 [Journal]
  44. Mahmut T. Kandemir, Guilin Chen
    Locality-Aware Process Scheduling for Embedded MPSoCs [Citation Graph (0, 0)][DBLP]
    CoRR, 2007, v:0, n:, pp:- [Journal]
  45. Seung Woo Son, Konrad Malkowski, Guilin Chen, Mahmut T. Kandemir, Padma Raghavan
    Reducing energy consumption of parallel sparse matrix applications through integrated link/CPU voltage scaling. [Citation Graph (0, 0)][DBLP]
    The Journal of Supercomputing, 2007, v:41, n:3, pp:179-213 [Journal]

Search in 0.027secs, Finished in 0.030secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002