The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Tung-Chien Chen: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Tung-Chien Chen, Chung-Jr Lian, Liang-Gee Chen
    Hardware architecture design of an H.264/AVC video codec. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2006, pp:750-757 [Conf]
  2. Wei-Min Chao, Tung-Chien Chen, Yung-Chi Chang, Chih-Wei Hsu, Liang-Gee Chen
    Computationally controllable integer, half, and quarter-pel motion estimator for MPEG-4 Advanced Simple Profile. [Citation Graph (0, 0)][DBLP]
    ISCAS (2), 2003, pp:788-791 [Conf]
  3. To-Wei Chen, Yu-Wen Huang, Tung-Chien Chen, Yu-Han Chen, Chuan-Yung Tsai, Liang-Gee Chen
    Architecture design of H.264/AVC decoder with hybrid task pipelining for high definition videos. [Citation Graph (0, 0)][DBLP]
    ISCAS (3), 2005, pp:2931-2934 [Conf]
  4. Tung-Chien Chen, Yu-Wen Huang, Chuan-Yung Tsai, Chao-Tsung Huang, Liang-Gee Chen
    Single reference frame multiple current macroblocks scheme for multi-frame motion estimation in H.264/AVC. [Citation Graph (0, 0)][DBLP]
    ISCAS (2), 2005, pp:1790-1793 [Conf]
  5. Yu-Wen Huang, Bing-Yu Hsieh, Tung-Chien Chen, Liang-Gee Chen
    Hardware architecture design for H.264/AVC intra frame coder. [Citation Graph (0, 0)][DBLP]
    ISCAS (2), 2004, pp:269-272 [Conf]
  6. Tung-Chien Chen, Yu-Wen Huang, Liang-Gee Chen
    Analysis and design of macroblock pipelining for H.264/AVC VLSI architecture. [Citation Graph (0, 0)][DBLP]
    ISCAS (2), 2004, pp:273-276 [Conf]
  7. Tung-Chien Chen, Shao-Yi Chien, Yu-Wen Huang, Chen-Han Tsai, Ching-Yeh Chen, To-Wei Chen, Liang-Gee Chen
    Analysis and architecture design of an HDTV720p 30 frames/s H.264/AVC encoder. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Circuits Syst. Video Techn., 2006, v:16, n:6, pp:673-688 [Journal]
  8. Yu-Wen Huang, Bing-Yu Hsieh, Tung-Chien Chen, Liang-Gee Chen
    Analysis, fast algorithm, and VLSI architecture design for H.264/AVC intra frame coder. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Circuits Syst. Video Techn., 2005, v:15, n:3, pp:378-401 [Journal]
  9. Pei-Kuei Tsung, Li-Fu Ding, Wei-Yin Chen, Shao-Yi Chien, Tung-Chien Chen, Liang-Gee Chen
    System Bandwidth Analysis of Multiview Video Coding with Precedence Constraint. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2007, pp:1001-1004 [Conf]
  10. Tung-Chien Chen, Yu-Han Chen, Chuan-Yung Tsai, Liang-Gee Chen
    Low power and power aware fractional motion estimation of H.264/AVC for mobile applications. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2006, pp:- [Conf]
  11. Tung-Chien Chen, Chuan-Yung Tsai, Yu-Wen Huang, Liang-Gee Chen
    Single Reference Frame Multiple Current Macroblocks Scheme for Multiple Reference Frame Motion Estimation in H.264/AVC. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Circuits Syst. Video Techn., 2007, v:17, n:2, pp:242-247 [Journal]

  12. Power-Scalable Algorithm and Reconfigurable Macro-Block Pipelining Architecture of H.264 Encoder for Mobile Application. [Citation Graph (, )][DBLP]


  13. Low Power Entropy Coding Hardware Design for H.264/AVC Baseline Profile Encoder. [Citation Graph (, )][DBLP]


Search in 0.003secs, Finished in 0.004secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002