Search the dblp DataBase

Publications of Author

1. Tom Vander Aa, Murali Jayapala, Francisco Barat, Geert Deconinck, Rudy Lauwereins, Francky Catthoor, Henk Corporaal
   Instruction buffering exploration for low energy VLIWs with instruction clusters. [Citation Graph (0, 0)][DBLP]
   ASP-DAC, 2004, pp:824-829 [Conf]
   
2. Francisco Barat, Murali Jayapala, Pieter Op de Beeck, Geert Deconinck, K. U. Leuven
   Software Pipelining for Coarse-Grained Reconfigurable Instruction Set Processors. [Citation Graph (0, 0)][DBLP]
   ASP-DAC, 2002, pp:338-344 [Conf]
   
3. Marc Leeman, Francisco Barat, Vincenzo De Florio, Geert Deconinck
   Bridging the Educational Gap in Embedded Systems Curricula: Developing an E-commerce Audio Streaming System. [Citation Graph (0, 0)][DBLP]
   ECBS, 2002, pp:211-0 [Conf]
   
4. Pieter Op de Beeck, Francisco Barat, Murali Jayapala, Rudy Lauwereins
   CRISP: A Template for Reconfigurable Instruction Set Processors. [Citation Graph (0, 0)][DBLP]
   FPL, 2001, pp:296-305 [Conf]
   
5. Francisco Barat, Murali Jayapala, Tom Vander Aa, Rudy Lauwereins, Geert Deconinck, Henk Corporaal
   Low Power Coarse-Grained Reconfigurable Instruction Set Processor. [Citation Graph (0, 0)][DBLP]
   FPL, 2003, pp:230-239 [Conf]
   
6. Tom Vander Aa, Murali Jayapala, Francisco Barat, Geert Deconinck, Rudy Lauwereins, Henk Corporaal, Francky Catthoor
   Instruction Buffering Exploration for Low Energy Embedded Processors. [Citation Graph (0, 0)][DBLP]
   PATMOS, 2003, pp:409-419 [Conf]
   
7. Murali Jayapala, Tom Vander Aa, Francisco Barat, Francky Catthoor, Henk Corporaal, Geert Deconinck
   L0 Cluster Synthesis and Operation Shuffling. [Citation Graph (0, 0)][DBLP]
   PATMOS, 2004, pp:311-321 [Conf]
   
8. Murali Jayapala, Francisco Barat, Pieter Op de Beeck, Francky Catthoor, Geert Deconinck, Henk Corporaal
   A Low Energy Clustered Instruction Memory Hierarchy for Long Instruction Word Processors. [Citation Graph (0, 0)][DBLP]
   PATMOS, 2002, pp:258-267 [Conf]
   
9. Francisco Barat, Rudy Lauwereins
   Reconfigurable Instruction Set Processors: A Survey. [Citation Graph (0, 0)][DBLP]
   IEEE International Workshop on Rapid System Prototyping, 2000, pp:168-173 [Conf]
   
10. Andy Lambrechts, Tom Vander Aa, Murali Jayapala, Guillermo Talavera, Anthony Leroy, Adelina Shickova, Francisco Barat, Bingfeng Mei, Francky Catthoor, Diederik Verkest, Geert Deconinck, Henk Corporaal, Frédéric Robert, Jordi Carrabina Bordoll
    Design Style Case Study for Embedded Multi Media Compute Nodes. [Citation Graph (0, 0)][DBLP]
    RTSS, 2004, pp:104-113 [Conf]
    
11. Murali Jayapala, Tom Vander Aa, Francisco Barat, Geert Deconinck, Francky Catthoor, Henk Corporaal
    L0 buffer energy optimization through scheduling and exploration. [Citation Graph (0, 0)][DBLP]
    SAC, 2004, pp:905-906 [Conf]
    
12. Francisco Barat, Murali Jayapala, Pieter Op de Beeck, Geert Deconinck
    Software Pipelining for Coarse-Grained Reconfigurable Instruction Set Processors. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2002, pp:338-344 [Conf]
    
13. Murali Jayapala, Francisco Barat, Tom Vander Aa, Francky Catthoor, Henk Corporaal, Geert Deconinck
    Clustered Loop Buffer Organization for Low Energy VLIW Embedded Processors. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Computers, 2005, v:54, n:6, pp:672-683 [Journal]
    
14. Francisco Barat, Rudy Lauwereins, Geert Deconinck
    Reconfigurable Instruction Set Processors from a Hardware/Software Perspective. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. Software Eng., 2002, v:28, n:9, pp:847-862 [Journal]