The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Hushrav Mogal: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Cristinel Ababei, Hushrav Mogal, Kia Bazargan
    Three-dimensional place and route for FPGAs. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2005, pp:773-778 [Conf]
  2. Cristinel Ababei, Hushrav Mogal, Kia Bazargan
    3D FPGAs: placement, routing, and architecture evaluation (abstract only). [Citation Graph (0, 0)][DBLP]
    FPGA, 2005, pp:263- [Conf]
  3. Cristinel Ababei, Yan Feng, Brent Goplen, Hushrav Mogal, Tianpei Zhang, Kia Bazargan, Sachin S. Sapatnekar
    Placement and Routing in 3D Integrated Circuits. [Citation Graph (0, 0)][DBLP]
    IEEE Design & Test of Computers, 2005, v:22, n:6, pp:520-531 [Journal]
  4. Cristinel Ababei, Hushrav Mogal, Kia Bazargan
    Three-dimensional place and route for FPGAs. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2006, v:25, n:6, pp:1132-1140 [Journal]
  5. Hushrav Mogal, Kia Bazargan
    Microarchitecture floorplanning for sub-threshold leakage reduction. [Citation Graph (0, 0)][DBLP]
    DATE, 2007, pp:1238-1243 [Conf]

  6. Clustering based pruning for statistical criticality computation under process variations. [Citation Graph (, )][DBLP]


  7. Thermal-aware floorplanning for task migration enabled active sub-threshold leakage reduction. [Citation Graph (, )][DBLP]


Search in 0.018secs, Finished in 0.018secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002