The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Ravishankar R. Iyer: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Lisa R. Hsu, Steven K. Reinhardt, Ravishankar R. Iyer, Srihari Makineni
    Communist, utilitarian, and capitalist cache policies on CMPs: caches as a shared resource. [Citation Graph (0, 0)][DBLP]
    PACT, 2006, pp:13-22 [Conf]
  2. Srihari Makineni, Ravishankar R. Iyer, Partha Sarangam, Donald Newell, Li Zhao, Ramesh Illikkal, Jaideep Moses
    Receive Side Coalescing for Accelerating TCP/IP Processing. [Citation Graph (0, 0)][DBLP]
    HiPC, 2006, pp:289-300 [Conf]
  3. Li Zhao, Yan Luo, Laxmi N. Bhuyan, Ravishankar R. Iyer
    Design and Implementation of a Content-Aware Switch Using a Network Processor. [Citation Graph (0, 0)][DBLP]
    Hot Interconnects, 2005, pp:79-85 [Conf]
  4. Ravishankar R. Iyer, Hu-Jun Wang, Laxmi N. Bhuyan
    Design and analysis of static memory management policies for CC-NUMA multiprocessors. [Citation Graph (0, 0)][DBLP]
    Journal of Systems Architecture, 2002, v:48, n:1-3, pp:59-80 [Journal]
  5. Lisa R. Hsu, Ravishankar R. Iyer, Srihari Makineni, Steven K. Reinhardt, Donald Newell
    Exploring the cache design space for large scale CMPs. [Citation Graph (0, 0)][DBLP]
    SIGARCH Computer Architecture News, 2005, v:33, n:4, pp:24-33 [Journal]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002