The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Andreas Gerstlauer: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Lukai Cai, Andreas Gerstlauer, Daniel Gajski
    Multi-metric and multi-entity characterization of applications for early system design exploration. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2005, pp:944-947 [Conf]
  2. Andreas Gerstlauer, Dongwan Shin, Rainer Dömer, Daniel D. Gajski
    System-level communication modeling for network-on-chip synthesis. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2005, pp:45-48 [Conf]
  3. Dongwan Shin, Andreas Gerstlauer, Rainer Dömer, Daniel D. Gajski
    Automatic network generation for system-on-chip communication design. [Citation Graph (0, 0)][DBLP]
    CODES+ISSS, 2005, pp:255-260 [Conf]
  4. Haobo Yu, Andreas Gerstlauer, Daniel Gajski
    RTOS scheduling in transaction level models. [Citation Graph (0, 0)][DBLP]
    CODES+ISSS, 2003, pp:31-36 [Conf]
  5. Dongwan Shin, Andreas Gerstlauer, Junyu Peng, Rainer Dömer, Daniel D. Gajski
    Automatic generation of transaction level models for rapid design space exploration. [Citation Graph (0, 0)][DBLP]
    CODES+ISSS, 2006, pp:64-69 [Conf]
  6. Lukai Cai, Andreas Gerstlauer, Daniel Gajski
    Retargetable profiling for rapid, early system-level design space exploration. [Citation Graph (0, 0)][DBLP]
    DAC, 2004, pp:281-286 [Conf]
  7. Andreas Gerstlauer, Haobo Yu, Daniel Gajski
    RTOS Modeling for System Level Design. [Citation Graph (0, 0)][DBLP]
    DATE, 2003, pp:10130-10135 [Conf]
  8. Achim Rettberg, Franz J. Rammig, Andreas Gerstlauer, Daniel Gajski, Wolfram Hardt, Bernd Kleinjohann
    The Specification Language SpecC within the PARADISE Design Environment. [Citation Graph (0, 0)][DBLP]
    DIPES, 2000, pp:111-120 [Conf]
  9. Rainer Dömer, Andreas Gerstlauer, Wolfgang Mueller
    The Formal Execution Semantics of SpecC. [Citation Graph (0, 0)][DBLP]
    ISSS, 2002, pp:150-155 [Conf]
  10. Daniel Gajski, Andreas Gerstlauer
    System-Level Abstraction Semantics. [Citation Graph (0, 0)][DBLP]
    ISSS, 2002, pp:231-236 [Conf]
  11. Gunar Schirner, Gautam Sachdeva, Andreas Gerstlauer, Rainer Dömer
    Embedded Software Development in a System-Level Design Flow. [Citation Graph (0, 0)][DBLP]
    IESS, 2007, pp:289-298 [Conf]
  12. Dongwan Shin, Andreas Gerstlauer, Rainer Dömer, Daniel D. Gajski
    An Interactive Design Environment for C-based High-Level Synthesis. [Citation Graph (0, 0)][DBLP]
    IESS, 2007, pp:135-144 [Conf]

  13. Introduction to hardware-dependent software design hardware-dependent software for multi- and many-core embedded systems. [Citation Graph (, )][DBLP]


  14. Abstract, Multifaceted Modeling of Embedded Processors for System Level Design. [Citation Graph (, )][DBLP]


  15. Automatic generation of hardware dependent software for MPSoCs from abstract system specifications. [Citation Graph (, )][DBLP]


  16. Specify-explore-refine (SER): from specification to implementation. [Citation Graph (, )][DBLP]


  17. Transaction Level Modeling of Best-Effort Channels for Networked Embedded Devices. [Citation Graph (, )][DBLP]


  18. Modeling Cache Effects at the Transaction Level. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.003secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002