The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Masami Murakata: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. T. Aoki, Masami Murakata, Takashi Mitsuhashi, Nobuyuki Goto
    Fanout-tree restructuring algorithm for post-placement timing optimization. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 1995, pp:- [Conf]
  2. Takeshi Kitahara, Fumihiro Minami, Toshiaki Ueda, Kimiyoshi Usami, Seiichi Nishio, Masami Murakata, Takashi Mitsuhashi
    A Clock-Gating Method for Low-Power LSI Design. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 1998, pp:307-312 [Conf]
  3. Masako Murofushi, Takashi Ishioka, Masami Murakata, Takashi Mitsuhashi
    Layout Driven Re-synthesis for Low Power Consumption LSIs. [Citation Graph (0, 0)][DBLP]
    DAC, 1997, pp:666-669 [Conf]
  4. Taku Uchino, Fumihiro Minami, Masami Murakata, Takashi Mitsuhashi
    Switching activity analysis for sequential circuits using Boolean approximation method. [Citation Graph (0, 0)][DBLP]
    ISLPED, 1996, pp:79-84 [Conf]

  5. Increasing minimum operating voltage (VDDmin) with number of CMOS logic gates and experimental verification with up to 1Mega-stage ring oscillators. [Citation Graph (, )][DBLP]


  6. Dependence of Minimum Operating Voltage (VDDmin) on Block Size of 90-nm CMOS Ring Oscillators and its Implications in Low Power DFM. [Citation Graph (, )][DBLP]


Search in 0.003secs, Finished in 0.004secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002