|
Search the dblp DataBase
Valeria Bertacco:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Todd M. Austin, Valeria Bertacco, David Blaauw, Trevor N. Mudge
Opportunities and challenges for better than worst-case design. [Citation Graph (0, 0)][DBLP] ASP-DAC, 2005, pp:2-7 [Conf]
- Stephen Plaza, Valeria Bertacco
STACCATO: disjoint support decompositions from BDDs through symbolic kernels. [Citation Graph (0, 0)][DBLP] ASP-DAC, 2005, pp:276-279 [Conf]
- Ilya Wagner, Valeria Bertacco, Todd M. Austin
Depth-driven verification of simultaneous interfaces. [Citation Graph (0, 0)][DBLP] ASP-DAC, 2006, pp:442-447 [Conf]
- Smitha Shyam, Kypros Constantinides, Sujay Phadke, Valeria Bertacco, Todd M. Austin
Ultra low-cost defect protection for microprocessor pipelines. [Citation Graph (0, 0)][DBLP] ASPLOS, 2006, pp:73-82 [Conf]
- Valeria Bertacco, Maurizio Damiani, Stefano Quer
Cycle-Based Symbolic Simulation of Gate-Level Synchronous Circuits. [Citation Graph (0, 0)][DBLP] DAC, 1999, pp:391-396 [Conf]
- Valeria Bertacco, Kunle Olukotun
Efficient state representation for symbolic simulation. [Citation Graph (0, 0)][DBLP] DAC, 2002, pp:99-104 [Conf]
- Seokwoo Lee, Shidhartha Das, Valeria Bertacco, Todd M. Austin, David Blaauw, Trevor N. Mudge
Circuit-aware architectural simulation. [Citation Graph (0, 0)][DBLP] DAC, 2004, pp:305-310 [Conf]
- Ilya Wagner, Valeria Bertacco, Todd M. Austin
StressTest: an automatic approach to test generation via activity monitors. [Citation Graph (0, 0)][DBLP] DAC, 2005, pp:783-788 [Conf]
- Ilya Wagner, Valeria Bertacco, Todd M. Austin
Shielding against design flaws with field repairable control logic. [Citation Graph (0, 0)][DBLP] DAC, 2006, pp:344-347 [Conf]
- Smitha Shyam, Valeria Bertacco
Distance-guided hybrid verification with GUIDO. [Citation Graph (0, 0)][DBLP] DATE, 2006, pp:1211-1216 [Conf]
- Valeria Bertacco, Maurizio Damiani
Boolean Function Representation Using Parallel-Access Diagrams. [Citation Graph (0, 0)][DBLP] Great Lakes Symposium on VLSI, 1996, pp:112-117 [Conf]
- Valeria Bertacco, Maurizio Damiani
The disjunctive decomposition of logic functions. [Citation Graph (0, 0)][DBLP] ICCAD, 1997, pp:78-82 [Conf]
- Kai-Hui Chang, Valeria Bertacco, Igor L. Markov
Simulation-based bug trace minimization with BMC-based refinement. [Citation Graph (0, 0)][DBLP] ICCAD, 2005, pp:1045-1051 [Conf]
- Kai-Hui Chang, Igor L. Markov, Valeria Bertacco
Post-placement rewiring and rebuffering by exhaustive search for functional symmetries. [Citation Graph (0, 0)][DBLP] ICCAD, 2005, pp:56-63 [Conf]
- Pei-Hsin Ho, Thomas R. Shiple, Kevin Harer, James H. Kukula, Robert F. Damiano, Valeria Bertacco, Jerry Taylor, Jiang Long
Smart Simulation Using Collaborative Formal and Simulation Engines. [Citation Graph (0, 0)][DBLP] ICCAD, 2000, pp:120-126 [Conf]
- Beth Isaksen, Valeria Bertacco
Verification through the principle of least astonishment. [Citation Graph (0, 0)][DBLP] ICCAD, 2006, pp:860-867 [Conf]
- Valeria Bertacco, Maurizio Damiani
Boolean Function Representation Based on Disjoint-Support Decompositions. [Citation Graph (0, 0)][DBLP] ICCD, 1996, pp:27-0 [Conf]
- Todd M. Austin, Valeria Bertacco
Deployment of Better Than Worst-Case Design: Solutions and Needs. [Citation Graph (0, 0)][DBLP] ICCD, 2005, pp:550-558 [Conf]
- Nam Sung Kim, Taeho Kgil, Valeria Bertacco, Todd M. Austin, Trevor N. Mudge
Microarchitectural power modeling techniques for deep sub-micron microprocessors. [Citation Graph (0, 0)][DBLP] ISLPED, 2004, pp:212-217 [Conf]
- Kai-Hui Chang, David A. Papa, Igor L. Markov, Valeria Bertacco
InVerS: An Incremental Verification System with Circuit Similarity Metrics and Error Visualization. [Citation Graph (0, 0)][DBLP] ISQED, 2007, pp:487-494 [Conf]
- Valeria Bertacco
Formal verification for real-world designs. [Citation Graph (0, 0)][DBLP] SBCCI, 2006, pp:5- [Conf]
- Valeria Bertacco
Low maintenance verification. [Citation Graph (0, 0)][DBLP] SBCCI, 2006, pp:12- [Conf]
- Ilya Wagner, Valeria Bertacco
Engineering trust with semantic guardians. [Citation Graph (0, 0)][DBLP] DATE, 2007, pp:743-748 [Conf]
- Mojtaba Mehrara, Mona Attariyan, Smitha Shyam, Kypros Constantinides, Valeria Bertacco, Todd M. Austin
Low-cost protection for SER upsets and silicon defects. [Citation Graph (0, 0)][DBLP] DATE, 2007, pp:1146-1151 [Conf]
- Kypros Constantinides, Stephen Plaza, Jason A. Blome, Valeria Bertacco, Scott A. Mahlke, Todd M. Austin, Bin Zhang, Michael Orshansky
Architecting a reliable CMP switch architecture. [Citation Graph (0, 0)][DBLP] TACO, 2007, v:4, n:1, pp:- [Journal]
- Kai-Hui Chang, Igor L. Markov, Valeria Bertacco
Postplacement rewiring by exhaustive search for functional symmetries. [Citation Graph (0, 0)][DBLP] ACM Trans. Design Autom. Electr. Syst., 2007, v:12, n:3, pp:- [Journal]
Node Mergers in the Presence of Don't Cares. [Citation Graph (, )][DBLP]
Safe Delay Optimization for Physical Synthesis. [Citation Graph (, )][DBLP]
Fixing Design Errors with Counterexamples and Resynthesis. [Citation Graph (, )][DBLP]
Human computing for EDA. [Citation Graph (, )][DBLP]
Vicis: a reliable network for unreliable silicon. [Citation Graph (, )][DBLP]
Event-driven gate-level simulation with GP-GPUs. [Citation Graph (, )][DBLP]
Debugging strategies for mere mortals. [Citation Graph (, )][DBLP]
Bridging pre-silicon verification and post-silicon validation. [Citation Graph (, )][DBLP]
Electronic design automation for social networks. [Citation Graph (, )][DBLP]
MCjammer: Adaptive Verification for Multi-core Designs. [Citation Graph (, )][DBLP]
Random Stimulus Generation using Entropy and XOR Constraints. [Citation Graph (, )][DBLP]
Caspar: Hardware patching for multicore processors. [Citation Graph (, )][DBLP]
Customizing IP cores for system-on-chip designs using extensive external don't-cares. [Citation Graph (, )][DBLP]
A highly resilient routing algorithm for fault-tolerant NoCs. [Citation Graph (, )][DBLP]
GCS: High-performance gate-level simulation with GPGPUs. [Citation Graph (, )][DBLP]
Fault-based attack of RSA authentication. [Citation Graph (, )][DBLP]
BulletProof: a defect-tolerant CMP switch architecture. [Citation Graph (, )][DBLP]
Dacota: Post-silicon validation of the memory subsystem in multi-core designs. [Citation Graph (, )][DBLP]
Automating post-silicon debugging and repair. [Citation Graph (, )][DBLP]
Post-silicon verification for cache coherence. [Citation Graph (, )][DBLP]
CrashTest: A fast high-fidelity FPGA-based resiliency analysis framework. [Citation Graph (, )][DBLP]
Reversi: Post-silicon validation system for modern microprocessors. [Citation Graph (, )][DBLP]
Reap what you sow: spare cells for post-silicon metal fix. [Citation Graph (, )][DBLP]
Optimizing non-monotonic interconnect using functional simulation and logic restructuring. [Citation Graph (, )][DBLP]
Software-Based Online Detection of Hardware Defects Mechanisms, Architectural Support, and Evaluation. [Citation Graph (, )][DBLP]
Testudo: Heavyweight security analysis via statistical sampling. [Citation Graph (, )][DBLP]
Chico: An On-chip Hardware Checker for Pipeline Control Logic. [Citation Graph (, )][DBLP]
Automating Postsilicon Debugging and Repair. [Citation Graph (, )][DBLP]
Reliable Systems on Unreliable Fabrics. [Citation Graph (, )][DBLP]
Incremental Verification with Error Detection, Diagnosis, and Visualization. [Citation Graph (, )][DBLP]
Search in 0.003secs, Finished in 0.304secs
|