The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Omar Hammami: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Muhammad Omer Cheema, Omar Hammami
    Customized SIMD unit synthesis for system on programmable chip: a foundation for HW/SW partitioning with vectorization. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2006, pp:54-60 [Conf]
  2. Imed Aouadi, Omar Hammami
    Analysis and Hardware Design of a Scalable Dual JPEG-2000 Entropy Coder. [Citation Graph (0, 0)][DBLP]
    DSD, 2004, pp:227-233 [Conf]
  3. K. Ghali, Omar Hammami, I. Hermann
    Multiobjective Design of Embedded Processors on FPGA Platforms. [Citation Graph (0, 0)][DBLP]
    ICDCS Workshops, 2004, pp:871-875 [Conf]
  4. Omar Hammami, Fadi N. Sibai
    Message from the PERH Workshop Co-Chairs. [Citation Graph (0, 0)][DBLP]
    ICPP Workshops, 1999, pp:344-0 [Conf]
  5. Riad Ben Mouhoub, Omar Hammami
    Multiprocessor on chip: beating the simulation wall through multiobjective design space exploration with direct execution. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2006, pp:- [Conf]
  6. Omar Hammami
    Neural Network Classifiers Execution on Superscalar Microprocessors. [Citation Graph (0, 0)][DBLP]
    ISHPC, 1999, pp:41-54 [Conf]
  7. Riad Ben Mouhoub, Omar Hammami
    System-Level Design Methodology with Direct Execution For Multiprocessors on SoPC. [Citation Graph (0, 0)][DBLP]
    ISQED, 2006, pp:781-788 [Conf]
  8. Daniel Litaize, Fatimazhra Elkhlifi, Omar Hammami, Mustapha Lalam, Abdelaziz Mzoughi, Pascal Sainrat, Jean-Claude Salinier
    Serial Multiport Memory Multiprocessors. [Citation Graph (0, 0)][DBLP]
    PARLE (1), 1989, pp:34-51 [Conf]
  9. Muhammad Omer Cheema, Omar Hammami
    Application-specific SIMD synthesis for reconfigurable architectures. [Citation Graph (0, 0)][DBLP]
    Microprocessors and Microsystems, 2006, v:30, n:6, pp:398-412 [Journal]

  10. Small scale multiprocessor soft IP (SSM IP): single FPGA chip area and performance evaluation. [Citation Graph (, )][DBLP]


  11. Neural Network Based Memory Access Prediction Support for SoC Dynamic Reconfiguration. [Citation Graph (, )][DBLP]


  12. JPEG-2000 Workload Prediction for Adaptive System on Chip Entropy Coders Architecture. [Citation Graph (, )][DBLP]


  13. A quantitative evaluation of C-based synthesis on heterogeneous embedded systems design. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002