The SCEAS System
Navigation Menu

Search the dblp DataBase


G. Surendra: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Subhasis Banerjee, G. Surendra, S. K. Nandy
    Exploiting program execution phases to trade power and performance for media workload. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2004, pp:387-389 [Conf]
  2. G. Surendra, Subhasis Banerjee, S. K. Nandy
    Power-performance trade-off using pipeline delays. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2004, pp:384-386 [Conf]
  3. G. Surendra, Subhasis Banerjee, S. K. Nandy
    Enhancing Speedup in Network Processing Applications by Exploiting Instruction Reuse with Flow Aggregation. [Citation Graph (0, 0)][DBLP]
    DATE, 2003, pp:10784-10789 [Conf]
  4. G. Surendra, S. K. Nandy, Paul Sathya
    ReDeEm_RTL: A Software Tool for Customizing Soft Cells for Embedded Applications. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2001, pp:85-90 [Conf]
  5. G. Surendra, Subhasis Banerjee, S. K. Nandy
    On the effectiveness of prefetching and reuse in reducing L1 data cache traffic: a case study of Snort. [Citation Graph (0, 0)][DBLP]
    WMPI, 2004, pp:88-95 [Conf]
  6. G. Surendra, Subhasis Banerjee, S. K. Nandy
    On the Effectiveness of Flow Aggregation in Improving Instruction Reuse in Network Processing Applications. [Citation Graph (0, 0)][DBLP]
    International Journal of Parallel Programming, 2003, v:31, n:6, pp:469-487 [Journal]

  7. Program Phase Directed Dynamic Cache Way Reconfiguration for Power Efficiency. [Citation Graph (, )][DBLP]

Search in 0.002secs, Finished in 0.003secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002