The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Tai-Chen Chen: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Tai-Chen Chen, Yao-Wen Chang
    Multilevel full-chip gridless routing considering optical proximity correction. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2005, pp:1160-1163 [Conf]
  2. Tai-Chen Chen, Yao-Wen Chang, Shyh-Chang Lin
    A novel framework for multilevel full-chip gridless routing. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2006, pp:636-641 [Conf]
  3. Tai-Chen Chen, Song-Ra Pan, Yao-Wen Chang
    Performance Optimization By Wire and Buffer Sizing Under The Transmission Line Model. [Citation Graph (0, 0)][DBLP]
    ICCD, 2001, pp:192-198 [Conf]
  4. Tai-Chen Chen, Song-Ra Pan, Yao-Wen Chang
    Timing modeling and optimization under the transmission line model. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 2004, v:12, n:1, pp:28-41 [Journal]

  5. Recent Research and Emerging Challenges in Physical Design for Manufacturability/Reliability. [Citation Graph (, )][DBLP]


  6. Predictive formulae for OPC with applications to lithography-friendly routing. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002