The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Rajan Konar: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Rajarshee P. Bharadwaj, Rajan Konar, Poras T. Balsara, Dinesh Bhatia
    Exploiting temporal idleness to reduce leakage power in programmable architectures. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2005, pp:651-656 [Conf]
  2. Rajarshee P. Bharadwaj, Rajan Konar, Dinesh Bhatia, Poras T. Balsara
    FPGA Architecture for Standby Power Management. [Citation Graph (0, 0)][DBLP]
    FPT, 2005, pp:181-188 [Conf]
  3. Rajan Konar, Rajarshee P. Bharadwaj, Dinesh Bhatia, Poras T. Balsara
    Exploring Logic Block Granularity in Leakage Tolerant FPGA. [Citation Graph (0, 0)][DBLP]
    VLSI Design, 2006, pp:754-757 [Conf]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002