The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Shyh-Chang Lin: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Tai-Chen Chen, Yao-Wen Chang, Shyh-Chang Lin
    A novel framework for multilevel full-chip gridless routing. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2006, pp:636-641 [Conf]
  2. Shyh-Chang Lin, Erik D. Goodman, William F. Punch III
    Investigating Parallel Genetic Algorithms on Job Shop Scheduling Problems. [Citation Graph (0, 0)][DBLP]
    Evolutionary Programming, 1997, pp:383-393 [Conf]
  3. Tung-Chieh Chen, Yao-Wen Chang, Shyh-Chang Lin
    IMF: interconnect-driven multilevel floorplanning for large-scale building-module designs. [Citation Graph (0, 0)][DBLP]
    ICCAD, 2005, pp:159-164 [Conf]
  4. Shyh-Chang Lin, Erik D. Goodman, William F. Punch III
    A Genetic Algorithm Approach to Dynamic Job Shop Scheduling Problem. [Citation Graph (0, 0)][DBLP]
    ICGA, 1997, pp:481-488 [Conf]
  5. William F. Punch III, Ronald C. Averill, Erik D. Goodman, Shyh-Chang Lin, Ying Ding
    Using Genetic Algorithms to Design Laminated Composite Structures. [Citation Graph (0, 0)][DBLP]
    IEEE Expert, 1995, v:10, n:1, pp:42-49 [Journal]
  6. Po-Hung Lin, Shyh-Chang Lin
    Analog Placement Based on Novel Symmetry-Island Formulation. [Citation Graph (0, 0)][DBLP]
    DAC, 2007, pp:465-470 [Conf]

  7. Analog placement based on hierarchical module clustering. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002