The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Nobuyuki Hikichi: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Nguyen-Ngoc Bình, Masaharu Imai, Akichika Shiomi, Nobuyuki Hikichi
    A hardware/software codesign method for pipelined instruction set processor using adaptive database. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 1995, pp:- [Conf]
  2. Nguyen-Ngoc Bình, Masaharu Imai, Akichika Shiomi, Nobuyuki Hikichi
    A Hardware/Software Partitioning Algorithm for Designing Pipelined ASIPs with Least Gate Counts. [Citation Graph (0, 0)][DBLP]
    DAC, 1996, pp:527-532 [Conf]
  3. Alauddin Alomary, Takeharu Nakata, Yoshimichi Honma, Masaharu Imai, Nobuyuki Hikichi
    An ASIP instruction set optimization algorithm with functional module sharing constraint. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1993, pp:526-532 [Conf]
  4. Jun Sato, Masaharu Imai, Tetsuya Hakata, Alauddin Y. Alomary, Nobuyuki Hikichi
    An Integrated Design Environment for Application Specific Integrated Processor. [Citation Graph (0, 0)][DBLP]
    ICCD, 1991, pp:414-417 [Conf]

  5. A hardware/software partitioning algorithm for pipelined instruction set processor. [Citation Graph (, )][DBLP]


Search in 0.002secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002