The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Yoonseo Choi: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Yoonseo Choi, Taewhan Kim
    Memory access driven storage assignment for variables in embedded system design. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2004, pp:478-481 [Conf]
  2. Yoonseo Choi, Hwansoo Han
    Protected heap sharing for memory-constrained java environments. [Citation Graph (0, 0)][DBLP]
    CASES, 2006, pp:212-222 [Conf]
  3. Yoonseo Choi, Taewhan Kim
    Address assignment combined with scheduling in DSP code generation. [Citation Graph (0, 0)][DBLP]
    DAC, 2002, pp:225-230 [Conf]
  4. Yoonseo Choi, Taewhan Kim
    Memory layout techniques for variables utilizing efficient DRAM access modes in embedded system design. [Citation Graph (0, 0)][DBLP]
    DAC, 2003, pp:881-886 [Conf]
  5. Yoonseo Choi, Taewhan Kim
    An efficient low-power binding algorithm in high-level synthesis. [Citation Graph (0, 0)][DBLP]
    ISCAS (4), 2002, pp:321-324 [Conf]
  6. Yoonseo Choi, Taewhan Kim
    Address code optimization using code scheduling for digital signal processors. [Citation Graph (0, 0)][DBLP]
    ISCAS (5), 2002, pp:481-484 [Conf]
  7. Yoonseo Choi, Taewhan Kim
    Binding Algorithm for Power Optimization Based on Network Flow Method. [Citation Graph (0, 0)][DBLP]
    Journal of Circuits, Systems, and Computers, 2002, v:11, n:3, pp:259-272 [Journal]
  8. Yoonseo Choi, Hwansoo Han
    Optimal register reassignment for register stack overflow minimization. [Citation Graph (0, 0)][DBLP]
    TACO, 2006, v:3, n:1, pp:90-114 [Journal]
  9. Yoonseo Choi, Taewhan Kim
    Address assignment in DSP code generation - an integrated approach. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2003, v:22, n:8, pp:976-984 [Journal]
  10. Yoonseo Choi, Taewhan Kim, Hwansoo Han
    Memory layout techniques for variables utilizing efficient DRAM access modes in embedded system design. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2005, v:24, n:2, pp:278-287 [Journal]

  11. Flextream: Adaptive Compilation of Streaming Applications for Heterogeneous Architectures. [Citation Graph (, )][DBLP]


  12. MacroSS: macro-SIMDization of streaming applications. [Citation Graph (, )][DBLP]


  13. Stream Compilation for Real-Time Embedded Multicore Systems. [Citation Graph (, )][DBLP]


  14. A parameterized dataflow language extension for embedded streaming systems. [Citation Graph (, )][DBLP]


Search in 0.024secs, Finished in 0.025secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002