The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

David J. Allstot: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Min Chu, David J. Allstot
    An elitist distributed particle swarm algorithm for RF IC optimization. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2005, pp:671-674 [Conf]
  2. Min Chu, David J. Allstot
    Phase-locked loop synthesis using hierarchical divide-and-conquer multi-optimization. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2005, pp:675-678 [Conf]
  3. Min Chu, David J. Allstot, Jeffrey M. Huard, Kim Y. Wong
    NSGA-based parasitic-aware optimization of a 5GHz low-noise VCO. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2004, pp:169-174 [Conf]
  4. Nishath K. Verghese, David J. Allstot
    SUBTRACT: a program for the efficient evaluation of substrate parasitics in integrated circuits. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1995, pp:194-198 [Conf]
  5. Nishath K. Verghese, Sang-Soo Lee, David J. Allstot
    A unified approach to simulating electrical and thermal substrate coupling interactions in ICs. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1993, pp:422-426 [Conf]
  6. Sankaran Aniruddhan, David J. Allstot
    Architectural issues in base-station frequency synthesizers. [Citation Graph (0, 0)][DBLP]
    ISCAS (6), 2005, pp:6034-6037 [Conf]
  7. Sankaran Aniruddhan, Min Chu, David J. Allstot
    A lateral-BJT-biased CMOS voltage-controlled oscillator. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2004, pp:976-979 [Conf]
  8. D. R. Beck, David J. Allstot, D. Garrity
    An 8-bit, 1.8 V, 20 MSample/s analog-to-digital converter using low gain opamps. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2003, pp:853-856 [Conf]
  9. Cameron T. Charles, David J. Allstot
    A 360° extended range phase detector for type-I PLLs. [Citation Graph (0, 0)][DBLP]
    ISCAS (6), 2005, pp:5457-5460 [Conf]
  10. Kiyong Choi, David J. Allstot
    Post-optimization design centering for RF integrated circuits. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2004, pp:956-959 [Conf]
  11. Eby G. Friedman, Sung-Mo Kang, Eric A. Vittoz, David J. Allstot, Erik P. Harris, Ran-Hong Yan
    Forum: From 100 Milliwatts/MIPS to 10 Microwatts/MIPS. [Citation Graph (0, 0)][DBLP]
    ISCAS, 1994, pp:1-6 [Conf]
  12. Jianjun Guo, Waisiu Law, Charles T. Peach, Ward J. Helms, David J. Allstot
    A mixed-signal calibration technique for low-voltage CMOS 1.5-bit/stage pipeline data converters. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2003, pp:889-892 [Conf]
  13. Taeik Kim, David J. Allstot
    A tunable transmission line phase shifter (TTPS). [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2004, pp:972-975 [Conf]
  14. Taeik Kim, Xiaoyong Li, David J. Allstot
    Accurate compact model extraction for on-chip coplanar waveguides. [Citation Graph (0, 0)][DBLP]
    ISCAS (4), 2003, pp:644-647 [Conf]
  15. Srinivas Kodali, David J. Allstot
    A symmetric miniature 3D inductor. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2003, pp:89-92 [Conf]
  16. Srinivas Kodali, Taeik Kim, David J. Allstot
    On-chip inductor structures: a comparative study. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2003, pp:93-96 [Conf]
  17. Waisiu Law, Jianjun Guo, Charles T. Peach, Ward J. Helms, David J. Allstot
    A monotonic digital calibration technique for pipelined data converters. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2003, pp:873-876 [Conf]
  18. Rohit Mittal, David J. Allstot
    Low-Power High-Speed Continuous-Time Sigma-Delta Modulators. [Citation Graph (0, 0)][DBLP]
    ISCAS, 1995, pp:183-186 [Conf]
  19. K. M. Naegle, Subhanshu Gupta, David J. Allstot
    Design considerations for a 10 GHz CMOS transmit-receive switch. [Citation Graph (0, 0)][DBLP]
    ISCAS (3), 2005, pp:2104-2107 [Conf]
  20. Jinho Park, David J. Allstot
    RF circuit synthesis using particle swarm optimization. [Citation Graph (0, 0)][DBLP]
    ISCAS (5), 2004, pp:93-96 [Conf]
  21. Jinho Park, David J. Allstot
    A 12.5 GHz RF matrix amplifier in 180nm SOI CMOS. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2004, pp:117-20 [Conf]
  22. Joshua C. Park, Rohit Mittal, Kimberly C. Bracken, L. Richard Carley, David J. Allstot
    High-Speed CMOS Current-Mode Equalizers. [Citation Graph (0, 0)][DBLP]
    ISCAS, 1995, pp:1033-1036 [Conf]
  23. J. Shorb, Xiaoyong Li, David J. Allstot
    A resonant pad for ESD protected narrowband CMOS RF applications. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2003, pp:61-64 [Conf]
  24. Nishath K. Verghese, David J. Allstot
    A Macromodel Compaction Scheme for the Fast Stimulation of Large Linear Mesh Circuits. [Citation Graph (0, 0)][DBLP]
    ISCAS, 1995, pp:1836-1839 [Conf]
  25. Hossein Zarei, Allan Ecker, Jinho Park, David J. Allstot
    A full-range all-pass variable phase shifter for multiple antenna receivers. [Citation Graph (0, 0)][DBLP]
    ISCAS (3), 2005, pp:2100-2103 [Conf]
  26. Rajesh H. Zele, Sang-Soo Lee, David J. Allstot
    A 3V-125 MHz CMOS Continuous-time Filter. [Citation Graph (0, 0)][DBLP]
    ISCAS, 1993, pp:1164-1167 [Conf]
  27. Kiyong Choi, David J. Allstot, Sayfe Kiaei
    Parasitic-aware synthesis of RF CMOS switching power amplifiers. [Citation Graph (0, 0)][DBLP]
    ISCAS (1), 2002, pp:269-272 [Conf]
  28. Charles T. Peach, Waisiu Law, D. R. Beck, Ward J. Helms, David J. Allstot
    Matching considerations in I/Q A/D converter pairs. [Citation Graph (0, 0)][DBLP]
    ISCAS (3), 2002, pp:145-148 [Conf]
  29. Sher Jiun Fang, See Taur Lee, David J. Allstot, A. Bellaouar
    A 2 GHz CMOS even harmonic mixer for direct conversion receivers. [Citation Graph (0, 0)][DBLP]
    ISCAS (4), 2002, pp:807-810 [Conf]
  30. J. Shorb, David J. Allstot, R. Roze
    Class AB-D-G line driver for central office asymmetric digital subscriber line systems. [Citation Graph (0, 0)][DBLP]
    ISCAS (5), 2002, pp:405-408 [Conf]
  31. J. Zhou, R. M. Ziazadeh, H.-H. Ng, H.-T. Ng, David J. Allstot
    Charge-pump assisted low-power/low-voltage CMOS opamp design. [Citation Graph (0, 0)][DBLP]
    ISLPED, 1997, pp:108-109 [Conf]
  32. Vikram Jandhyala, Yasuo Kuga, David J. Allstot, C.-J. Richard Shi
    Bridging Circuits and Electromagnetics in a Curriculum Aimed at Microelectronic Analog and Microwave Simulation and Design. [Citation Graph (0, 0)][DBLP]
    MSE, 2005, pp:45-46 [Conf]
  33. Sayfe Kiaei, David J. Allstot, Ken Hansen, Nishath K. Verghese
    Noise considerations for mixed-signal RF IC transceivers. [Citation Graph (0, 0)][DBLP]
    Wireless Networks, 1998, v:4, n:1, pp:41-53 [Journal]
  34. Jeffrey S. Walling, David J. Allstot
    Monolithic Spiral Transformers: A Design Methodology. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2007, pp:3351-3354 [Conf]
  35. Yi Tang, Subhanshu Gupta, Jeyanandh Paramesh, David J. Allstot
    A Digital-Summing Feedforward Sigma-Delta Modulator and its Application to a Cascade ADC. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2007, pp:485-488 [Conf]
  36. Nathan M. Neihart, Sumit Roy, David J. Allstot
    A Parallel, Multi-Resolution Sensing Technique for Multiple Antenna Cognitive Radios. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2007, pp:2530-2533 [Conf]
  37. Cameron T. Charles, David J. Allstot
    A 2-GHz integrated CMOS reflective-type phase shifter with 675° control range. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2006, pp:- [Conf]
  38. Cameron T. Charles, David J. Allstot
    A 2-GHz CMOS variable gain amplifier optimized for low noise. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2006, pp:- [Conf]
  39. D. Ozis, Jeyanandh Paramesh, David J. Allstot
    Analysis and design of lumped-element quadrature couplers with lossy passive elements. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2006, pp:- [Conf]
  40. Cameron T. Charles, David J. Allstot
    A variable-offset phase detector for phased-array applications. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2006, pp:- [Conf]
  41. S. Shekhar, Sankaran Aniruddhan, David J. Allstot
    A fully-differential CMOS Clapp VCO for IEEE 802.11a applications. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2006, pp:- [Conf]
  42. Sankaran Aniruddhan, S. Shekhar, David J. Allstot
    A delay generation technique for fast-locking frequency synthesizers. [Citation Graph (0, 0)][DBLP]
    ISCAS, 2006, pp:- [Conf]
  43. Hiok-Tiaq Ng, David J. Allstot
    CMOS current steering logic for low-voltage mixed-signal integrated circuits. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. VLSI Syst., 1997, v:5, n:3, pp:301-308 [Journal]

  44. A buffered charge pump with zero charge sharing. [Citation Graph (, )][DBLP]


  45. Hybrid modeling techniques for low OSR cascade continuous-time SigmaDelta modulators. [Citation Graph (, )][DBLP]


Search in 0.024secs, Finished in 0.027secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002