|
Search the dblp DataBase
Tianming Kong:
[Publications]
[Author Rank by year]
[Co-authors]
[Prefers]
[Cites]
[Cited by]
Publications of Author
- Jason Cong, Tianming Kong, Faming Liang, Jun S. Liu, Wing Hung Wong, Dongmin Xu
Dynamic weighting Monte Carlo for constrained floorplan designs in mixed signal application. [Citation Graph (0, 0)][DBLP] ASP-DAC, 2000, pp:277-282 [Conf]
- Jason Cong, Tianming Kong, Dongmin Xu, Faming Liang, Jun S. Liu, Wing Hung Wong
Relaxed Simulated Tempering for VLSI Floorplan Designs. [Citation Graph (0, 0)][DBLP] ASP-DAC, 1999, pp:13-16 [Conf]
- Tony Chan, Jason Cong, Tianming Kong, Joseph R. Shinnerl
Multilevel Optimization for Large-Scale Circuit Placement. [Citation Graph (0, 0)][DBLP] ICCAD, 2000, pp:171-176 [Conf]
- Jason Cong, Tianming Kong, David Zhigang Pan
Buffer block planning for interconnect-driven floorplanning. [Citation Graph (0, 0)][DBLP] ICCAD, 1999, pp:358-363 [Conf]
- Jason Cong, Tianming Kong, Z. D. Pan
Buffer block planning for interconnect planning and prediction. [Citation Graph (0, 0)][DBLP] IEEE Trans. VLSI Syst., 2001, v:9, n:6, pp:929-937 [Journal]
Search in 0.001secs, Finished in 0.001secs
|