The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Songjie Xu: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Jason Cong, Songjie Xu
    Invited talk: synthesis challenges for next-generation high-performance and high-density PLDs. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2000, pp:157-162 [Conf]
  2. Jason Cong, Yean-Yow Hwang, Songjie Xu
    Technology Mapping for FPGAs with Nonuniform Pin Delays and Fast Interconnections. [Citation Graph (0, 0)][DBLP]
    DAC, 1999, pp:373-378 [Conf]
  3. Jason Cong, Songjie Xu
    Delay-Optimal Technology Mapping for FPGAs with Heterogeneous LUTs. [Citation Graph (0, 0)][DBLP]
    DAC, 1998, pp:704-707 [Conf]
  4. Jason Cong, Songjie Xu
    Technology Mapping for FPGAs with Embedded Memory Blocks. [Citation Graph (0, 0)][DBLP]
    FPGA, 1998, pp:179-188 [Conf]
  5. Jason Cong, Songjie Xu
    Delay-oriented technology mapping for heterogeneous FPGAs with bounded resources. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1998, pp:40-44 [Conf]
  6. Jason Cong, Songjie Xu
    Performance-driven technology mapping for heterogeneous FPGAs. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 2000, v:19, n:11, pp:1268-1281 [Journal]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002