The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Chin-Hsiung Hsu: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Jia-Wei Fang, Chin-Hsiung Hsu, Yao-Wen Chang
    An Integer Linear Programming Based Routing Algorithm for Flip-Chip Design. [Citation Graph (0, 0)][DBLP]
    DAC, 2007, pp:606-611 [Conf]
  2. Chin-Hsiung Hsu, Szu-Jui Chou, Jie-Hong Roland Jiang, Yao-Wen Chang
    A Statistical Approach to the Timing-Yield Optimization of Pipeline Circuits. [Citation Graph (0, 0)][DBLP]
    PATMOS, 2007, pp:148-159 [Conf]

  3. High-performance global routing with fast overflow reduction. [Citation Graph (, )][DBLP]


  4. Multi-layer global routing considering via and wire capacities. [Citation Graph (, )][DBLP]


  5. Simultaneous layout migration and decomposition for double patterning technology. [Citation Graph (, )][DBLP]


Search in 0.013secs, Finished in 0.014secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002