The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Amir Zjajo: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Amir Zjajo, Manuel J. Barragan Asian, José Pineda de Gyvez
    Interactive presentation: BIST method for die-level process parameter variation monitoring in analog/mixed-signal integrated circuits. [Citation Graph (0, 0)][DBLP]
    DATE, 2007, pp:1301-1306 [Conf]
  2. Amir Zjajo, José Pineda de Gyvez, Guido Gronthoud
    Structural Fault Modeling and Fault Detection Through Neyman-Pearson Decision Criteria for Analog Integrated Circuits. [Citation Graph (0, 0)][DBLP]
    J. Electronic Testing, 2006, v:22, n:4-6, pp:399-409 [Journal]

  3. RDE-based transistor-level gate simulation for statistical static timing analysis. [Citation Graph (, )][DBLP]


  4. Diagnostic Analysis of Static Errors in Multi-Step Analog to Digital Converters. [Citation Graph (, )][DBLP]


  5. Efficient Estimation of Die-Level Process Parameter Variations via the EM-Algorithm. [Citation Graph (, )][DBLP]


  6. Calibration and Debugging of Multi-step Analog to Digital Converters. [Citation Graph (, )][DBLP]


  7. A low-power digitally-programmable variable gain amplifier in 65 nm CMOS. [Citation Graph (, )][DBLP]


  8. Algorithms for ADC Multi-site Test with Digital Input Stimulus. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002