The SCEAS System
Navigation Menu

Search the dblp DataBase

Title:
Author:

Johannes Zeppenfeld: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Christopher Claus, Johannes Zeppenfeld, Florian Helmut Müller, Walter Stechele
    Using partial-run-time reconfigurable hardware to accelerate video processing in driver assistance system. [Citation Graph (0, 0)][DBLP]
    DATE, 2007, pp:498-503 [Conf]
  2. Christopher Claus, Florian Helmut Müller, Johannes Zeppenfeld, Walter Stechele
    A new framework to accelerate Virtex-II Pro dynamic partial self-reconfiguration. [Citation Graph (0, 0)][DBLP]
    IPDPS, 2007, pp:1-7 [Conf]
  3. Abdelmajid Bouajila, Johannes Zeppenfeld, Walter Stechele, Andreas Herkersdorf, Andreas Bernauer, Oliver Bringmann, Wolfgang Rosenstiel
    Organic Computing at the System on Chip Level. [Citation Graph (0, 0)][DBLP]
    VLSI-SoC, 2006, pp:338-341 [Conf]

  4. System Level Simulation of Autonomic SoCs with TAPES. [Citation Graph (, )][DBLP]


  5. Autonomic Workload Management for Multi-core Processor Systems. [Citation Graph (, )][DBLP]


  6. A rapid prototyping system for error-resilient multi-processor systems-on-chip. [Citation Graph (, )][DBLP]


  7. Power Estimation of Time Variant SoCs with TAPES. [Citation Graph (, )][DBLP]


  8. Learning Classifier Tables for Autonomic Systems on Chip. [Citation Graph (, )][DBLP]


Search in 0.001secs, Finished in 0.002secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002