Search the dblp DataBase

Publications of Author

1. Jingye Xu, Abinash Roy, Masud H. Chowdhury
   Interactive presentation: Analysis of power consumption and BER of flip-flop based interconnect pipelining. [Citation Graph (0, 0)][DBLP]
   DATE, 2007, pp:1218-1223 [Conf]
   
2. Jingye Xu, Abinash Roy, Masud H. Chowdhury
   Power Consumption Analysis of Flip-flop Based Interconnect Pipelining. [Citation Graph (0, 0)][DBLP]
   ISCAS, 2007, pp:3716-3719 [Conf]
   
3. 
   Fast bus waveform estimation at the presence of coupling noise. [Citation Graph (, )][DBLP]
   
   
4. 
   Optimization technique for flip-flop inserted global interconnect. [Citation Graph (, )][DBLP]
   
   
5. 
   Full waveform accuracy to estimate delay in coupled digital circuits. [Citation Graph (, )][DBLP]