The SCEAS System
Navigation Menu
Introduction
Collection Based
Clustering
Ranking
Paper Based
Journals
Conferences
DB Status
Statistics
Search

Search the dblp DataBase

Title:
Author:
Sanjay Dhar: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. Sanjay Dhar, Dave J. Gurney
    Current and charge estimation in CMOS circuits. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 1995, pp:- [Conf]
  2. Sanjay Dhar, Mark A. Franklin, Donald F. Wann
    Timing Control of VLSI Based NlogN and Crossbar Networks. [Citation Graph (0, 0)][DBLP]
    ICPP, 1983, pp:59-64 [Conf]
  3. Mark A. Franklin, Sanjay Dhar
    On Designing Interconnection Networks for Multiprocessors. [Citation Graph (0, 0)][DBLP]
    ICPP, 1986, pp:208-215 [Conf]
  4. Mark A. Franklin, Sanjay Dhar
    Interconnection Networks: Physical Design and Performance Analysis. [Citation Graph (0, 0)][DBLP]
    J. Parallel Distrib. Comput., 1986, v:3, n:3, pp:352-372 [Journal]

Search in 0.001secs, Finished in 0.001secs
NOTICE1
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
NOTICE2
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
 
Introduction Collection Based Clustering Ranking Paper Based Journals Conferences DB Status Statistics Search
System created by asidirop@csd.auth.gr [http://users.auth.gr/~asidirop/] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002