The SCEAS System
Navigation Menu

Search the dblp DataBase


Lawrence A. Arledge Jr.: [Publications] [Author Rank by year] [Co-authors] [Prefers] [Cites] [Cited by]

Publications of Author

  1. G. Peter Fang, David C. Yeh, David T. Zweidinger, Lawrence A. Arledge Jr., Vinod Gupta
    Fast, accurate MOS table model for circuit simulation using an unstructured grid and preserving monotonicity. [Citation Graph (0, 0)][DBLP]
    ASP-DAC, 2005, pp:1102-1106 [Conf]
  2. Kartikeya Mayaram, Ping Yang, Jue-Hsien Chern, Richard Burch, Lawrence A. Arledge Jr., Paul F. Cox
    A Parallel Block-Diagonal Preconditioned Conjugate-Gradient Solution Algorithm for Circuit and Device Simulations. [Citation Graph (0, 0)][DBLP]
    ICCAD, 1990, pp:446-449 [Conf]
  3. Jue-Hsien Chern, John T. Maeda, Lawrence A. Arledge Jr., Ping Yang
    SIERRA: a 3-D device simulator for reliability modeling. [Citation Graph (0, 0)][DBLP]
    IEEE Trans. on CAD of Integrated Circuits and Systems, 1989, v:8, n:5, pp:516-527 [Journal]

Search in 0.051secs, Finished in 0.051secs
System may not be available sometimes or not working properly, since it is still in development with continuous upgrades
The rankings that are presented on this page should NOT be considered as formal since the citation info is incomplete in DBLP
System created by [] © 2002
for Data Engineering Laboratory, Department of Informatics, Aristotle University © 2002